]> asedeno.scripts.mit.edu Git - linux.git/blob - arch/arm/boot/dts/imx25.dtsi
e80101847aff5ff897598b15e01dd49e81df239f
[linux.git] / arch / arm / boot / dts / imx25.dtsi
1 // SPDX-License-Identifier: GPL-2.0+
2 //
3 // Copyright 2012 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de>
4
5 #include <dt-bindings/gpio/gpio.h>
6 #include "imx25-pinfunc.h"
7
8 / {
9         #address-cells = <1>;
10         #size-cells = <1>;
11         /*
12          * The decompressor and also some bootloaders rely on a
13          * pre-existing /chosen node to be available to insert the
14          * command line and merge other ATAGS info.
15          * Also for U-Boot there must be a pre-existing /memory node.
16          */
17         chosen {};
18         memory { device_type = "memory"; };
19
20         aliases {
21                 ethernet0 = &fec;
22                 gpio0 = &gpio1;
23                 gpio1 = &gpio2;
24                 gpio2 = &gpio3;
25                 gpio3 = &gpio4;
26                 i2c0 = &i2c1;
27                 i2c1 = &i2c2;
28                 i2c2 = &i2c3;
29                 mmc0 = &esdhc1;
30                 mmc1 = &esdhc2;
31                 pwm0 = &pwm1;
32                 pwm1 = &pwm2;
33                 pwm2 = &pwm3;
34                 pwm3 = &pwm4;
35                 serial0 = &uart1;
36                 serial1 = &uart2;
37                 serial2 = &uart3;
38                 serial3 = &uart4;
39                 serial4 = &uart5;
40                 spi0 = &spi1;
41                 spi1 = &spi2;
42                 spi2 = &spi3;
43                 usb0 = &usbotg;
44                 usb1 = &usbhost1;
45         };
46
47         cpus {
48                 #address-cells = <1>;
49                 #size-cells = <0>;
50
51                 cpu@0 {
52                         compatible = "arm,arm926ej-s";
53                         device_type = "cpu";
54                         reg = <0>;
55                 };
56         };
57
58         asic: asic-interrupt-controller@68000000 {
59                 compatible = "fsl,imx25-asic", "fsl,avic";
60                 interrupt-controller;
61                 #interrupt-cells = <1>;
62                 reg = <0x68000000 0x8000000>;
63         };
64
65         clocks {
66                 osc {
67                         compatible = "fsl,imx-osc", "fixed-clock";
68                         #clock-cells = <0>;
69                         clock-frequency = <24000000>;
70                 };
71         };
72
73         soc {
74                 #address-cells = <1>;
75                 #size-cells = <1>;
76                 compatible = "simple-bus";
77                 interrupt-parent = <&asic>;
78                 ranges;
79
80                 aips@43f00000 { /* AIPS1 */
81                         compatible = "fsl,aips-bus", "simple-bus";
82                         #address-cells = <1>;
83                         #size-cells = <1>;
84                         reg = <0x43f00000 0x100000>;
85                         ranges;
86
87                         aips1: bridge@43f00000 {
88                                 compatible = "fsl,imx25-aips";
89                                 reg = <0x43f00000 0x4000>;
90                         };
91
92                         i2c1: i2c@43f80000 {
93                                 #address-cells = <1>;
94                                 #size-cells = <0>;
95                                 compatible = "fsl,imx25-i2c", "fsl,imx21-i2c";
96                                 reg = <0x43f80000 0x4000>;
97                                 clocks = <&clks 48>;
98                                 clock-names = "";
99                                 interrupts = <3>;
100                                 status = "disabled";
101                         };
102
103                         i2c3: i2c@43f84000 {
104                                 #address-cells = <1>;
105                                 #size-cells = <0>;
106                                 compatible = "fsl,imx25-i2c", "fsl,imx21-i2c";
107                                 reg = <0x43f84000 0x4000>;
108                                 clocks = <&clks 48>;
109                                 clock-names = "";
110                                 interrupts = <10>;
111                                 status = "disabled";
112                         };
113
114                         can1: can@43f88000 {
115                                 compatible = "fsl,imx25-flexcan";
116                                 reg = <0x43f88000 0x4000>;
117                                 interrupts = <43>;
118                                 clocks = <&clks 75>, <&clks 75>;
119                                 clock-names = "ipg", "per";
120                                 status = "disabled";
121                         };
122
123                         can2: can@43f8c000 {
124                                 compatible = "fsl,imx25-flexcan";
125                                 reg = <0x43f8c000 0x4000>;
126                                 interrupts = <44>;
127                                 clocks = <&clks 76>, <&clks 76>;
128                                 clock-names = "ipg", "per";
129                                 status = "disabled";
130                         };
131
132                         uart1: serial@43f90000 {
133                                 compatible = "fsl,imx25-uart", "fsl,imx21-uart";
134                                 reg = <0x43f90000 0x4000>;
135                                 interrupts = <45>;
136                                 clocks = <&clks 120>, <&clks 57>;
137                                 clock-names = "ipg", "per";
138                                 status = "disabled";
139                         };
140
141                         uart2: serial@43f94000 {
142                                 compatible = "fsl,imx25-uart", "fsl,imx21-uart";
143                                 reg = <0x43f94000 0x4000>;
144                                 interrupts = <32>;
145                                 clocks = <&clks 121>, <&clks 57>;
146                                 clock-names = "ipg", "per";
147                                 status = "disabled";
148                         };
149
150                         i2c2: i2c@43f98000 {
151                                 #address-cells = <1>;
152                                 #size-cells = <0>;
153                                 compatible = "fsl,imx25-i2c", "fsl,imx21-i2c";
154                                 reg = <0x43f98000 0x4000>;
155                                 clocks = <&clks 48>;
156                                 clock-names = "";
157                                 interrupts = <4>;
158                                 status = "disabled";
159                         };
160
161                         owire@43f9c000 {
162                                 #address-cells = <1>;
163                                 #size-cells = <0>;
164                                 reg = <0x43f9c000 0x4000>;
165                                 clocks = <&clks 51>;
166                                 clock-names = "";
167                                 interrupts = <2>;
168                                 status = "disabled";
169                         };
170
171                         spi1: spi@43fa4000 {
172                                 #address-cells = <1>;
173                                 #size-cells = <0>;
174                                 compatible = "fsl,imx25-cspi", "fsl,imx35-cspi";
175                                 reg = <0x43fa4000 0x4000>;
176                                 clocks = <&clks 78>, <&clks 78>;
177                                 clock-names = "ipg", "per";
178                                 interrupts = <14>;
179                                 status = "disabled";
180                         };
181
182                         kpp: kpp@43fa8000 {
183                                 #address-cells = <1>;
184                                 #size-cells = <0>;
185                                 compatible = "fsl,imx25-kpp", "fsl,imx21-kpp";
186                                 reg = <0x43fa8000 0x4000>;
187                                 clocks = <&clks 102>;
188                                 clock-names = "";
189                                 interrupts = <24>;
190                                 status = "disabled";
191                         };
192
193                         iomuxc: iomuxc@43fac000 {
194                                 compatible = "fsl,imx25-iomuxc";
195                                 reg = <0x43fac000 0x4000>;
196                         };
197
198                         audmux: audmux@43fb0000 {
199                                 compatible = "fsl,imx25-audmux", "fsl,imx31-audmux";
200                                 reg = <0x43fb0000 0x4000>;
201                                 status = "disabled";
202                         };
203                 };
204
205                 spba@50000000 {
206                         compatible = "fsl,spba-bus", "simple-bus";
207                         #address-cells = <1>;
208                         #size-cells = <1>;
209                         reg = <0x50000000 0x40000>;
210                         ranges;
211
212                         spi3: spi@50004000 {
213                                 #address-cells = <1>;
214                                 #size-cells = <0>;
215                                 compatible = "fsl,imx25-cspi", "fsl,imx35-cspi";
216                                 reg = <0x50004000 0x4000>;
217                                 interrupts = <0>;
218                                 clocks = <&clks 80>, <&clks 80>;
219                                 clock-names = "ipg", "per";
220                                 status = "disabled";
221                         };
222
223                         uart4: serial@50008000 {
224                                 compatible = "fsl,imx25-uart", "fsl,imx21-uart";
225                                 reg = <0x50008000 0x4000>;
226                                 interrupts = <5>;
227                                 clocks = <&clks 123>, <&clks 57>;
228                                 clock-names = "ipg", "per";
229                                 status = "disabled";
230                         };
231
232                         uart3: serial@5000c000 {
233                                 compatible = "fsl,imx25-uart", "fsl,imx21-uart";
234                                 reg = <0x5000c000 0x4000>;
235                                 interrupts = <18>;
236                                 clocks = <&clks 122>, <&clks 57>;
237                                 clock-names = "ipg", "per";
238                                 status = "disabled";
239                         };
240
241                         spi2: spi@50010000 {
242                                 #address-cells = <1>;
243                                 #size-cells = <0>;
244                                 compatible = "fsl,imx25-cspi", "fsl,imx35-cspi";
245                                 reg = <0x50010000 0x4000>;
246                                 clocks = <&clks 79>, <&clks 79>;
247                                 clock-names = "ipg", "per";
248                                 interrupts = <13>;
249                                 status = "disabled";
250                         };
251
252                         ssi2: ssi@50014000 {
253                                 #sound-dai-cells = <0>;
254                                 compatible = "fsl,imx25-ssi", "fsl,imx21-ssi";
255                                 reg = <0x50014000 0x4000>;
256                                 interrupts = <11>;
257                                 clocks = <&clks 118>;
258                                 clock-names = "ipg";
259                                 dmas = <&sdma 24 1 0>,
260                                        <&sdma 25 1 0>;
261                                 dma-names = "rx", "tx";
262                                 fsl,fifo-depth = <15>;
263                                 status = "disabled";
264                         };
265
266                         esai@50018000 {
267                                 reg = <0x50018000 0x4000>;
268                                 interrupts = <7>;
269                         };
270
271                         uart5: serial@5002c000 {
272                                 compatible = "fsl,imx25-uart", "fsl,imx21-uart";
273                                 reg = <0x5002c000 0x4000>;
274                                 interrupts = <40>;
275                                 clocks = <&clks 124>, <&clks 57>;
276                                 clock-names = "ipg", "per";
277                                 status = "disabled";
278                         };
279
280                         tscadc: tscadc@50030000 {
281                                 compatible = "fsl,imx25-tsadc";
282                                 reg = <0x50030000 0xc>;
283                                 interrupts = <46>;
284                                 clocks = <&clks 119>;
285                                 clock-names = "ipg";
286                                 interrupt-controller;
287                                 #interrupt-cells = <1>;
288                                 #address-cells = <1>;
289                                 #size-cells = <1>;
290                                 status = "disabled";
291                                 ranges;
292
293                                 adc: adc@50030800 {
294                                         compatible = "fsl,imx25-gcq";
295                                         reg = <0x50030800 0x60>;
296                                         interrupt-parent = <&tscadc>;
297                                         interrupts = <1>;
298                                         #address-cells = <1>;
299                                         #size-cells = <0>;
300                                         status = "disabled";
301                                 };
302
303                                 tsc: tcq@50030400 {
304                                         compatible = "fsl,imx25-tcq";
305                                         reg = <0x50030400 0x60>;
306                                         interrupt-parent = <&tscadc>;
307                                         interrupts = <0>;
308                                         fsl,wires = <4>;
309                                         status = "disabled";
310                                 };
311                         };
312
313                         ssi1: ssi@50034000 {
314                                 #sound-dai-cells = <0>;
315                                 compatible = "fsl,imx25-ssi", "fsl,imx21-ssi";
316                                 reg = <0x50034000 0x4000>;
317                                 interrupts = <12>;
318                                 clocks = <&clks 117>;
319                                 clock-names = "ipg";
320                                 dmas = <&sdma 28 1 0>,
321                                        <&sdma 29 1 0>;
322                                 dma-names = "rx", "tx";
323                                 fsl,fifo-depth = <15>;
324                                 status = "disabled";
325                         };
326
327                         fec: ethernet@50038000 {
328                                 compatible = "fsl,imx25-fec";
329                                 reg = <0x50038000 0x4000>;
330                                 interrupts = <57>;
331                                 clocks = <&clks 88>, <&clks 65>;
332                                 clock-names = "ipg", "ahb";
333                                 status = "disabled";
334                         };
335                 };
336
337                 aips@53f00000 { /* AIPS2 */
338                         compatible = "fsl,aips-bus", "simple-bus";
339                         #address-cells = <1>;
340                         #size-cells = <1>;
341                         reg = <0x53f00000 0x100000>;
342                         ranges;
343
344                         aips2: bridge@53f00000 {
345                                 compatible = "fsl,imx25-aips";
346                                 reg = <0x53f00000 0x4000>;
347                         };
348
349                         clks: ccm@53f80000 {
350                                 compatible = "fsl,imx25-ccm";
351                                 reg = <0x53f80000 0x4000>;
352                                 interrupts = <31>;
353                                 #clock-cells = <1>;
354                         };
355
356                         gpt4: timer@53f84000 {
357                                 compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
358                                 reg = <0x53f84000 0x4000>;
359                                 clocks = <&clks 95>, <&clks 47>;
360                                 clock-names = "ipg", "per";
361                                 interrupts = <1>;
362                         };
363
364                         gpt3: timer@53f88000 {
365                                 compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
366                                 reg = <0x53f88000 0x4000>;
367                                 clocks = <&clks 94>, <&clks 47>;
368                                 clock-names = "ipg", "per";
369                                 interrupts = <29>;
370                         };
371
372                         gpt2: timer@53f8c000 {
373                                 compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
374                                 reg = <0x53f8c000 0x4000>;
375                                 clocks = <&clks 93>, <&clks 47>;
376                                 clock-names = "ipg", "per";
377                                 interrupts = <53>;
378                         };
379
380                         gpt1: timer@53f90000 {
381                                 compatible = "fsl,imx25-gpt", "fsl,imx31-gpt";
382                                 reg = <0x53f90000 0x4000>;
383                                 clocks = <&clks 92>, <&clks 47>;
384                                 clock-names = "ipg", "per";
385                                 interrupts = <54>;
386                         };
387
388                         epit1: timer@53f94000 {
389                                 compatible = "fsl,imx25-epit";
390                                 reg = <0x53f94000 0x4000>;
391                                 clocks = <&clks 83>, <&clks 43>;
392                                 clock-names = "ipg", "per";
393                                 interrupts = <28>;
394                         };
395
396                         epit2: timer@53f98000 {
397                                 compatible = "fsl,imx25-epit";
398                                 reg = <0x53f98000 0x4000>;
399                                 clocks = <&clks 84>, <&clks 43>;
400                                 clock-names = "ipg", "per";
401                                 interrupts = <27>;
402                         };
403
404                         gpio4: gpio@53f9c000 {
405                                 compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
406                                 reg = <0x53f9c000 0x4000>;
407                                 interrupts = <23>;
408                                 gpio-controller;
409                                 #gpio-cells = <2>;
410                                 interrupt-controller;
411                                 #interrupt-cells = <2>;
412                         };
413
414                         pwm2: pwm@53fa0000 {
415                                 compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
416                                 #pwm-cells = <2>;
417                                 reg = <0x53fa0000 0x4000>;
418                                 clocks = <&clks 106>, <&clks 52>;
419                                 clock-names = "ipg", "per";
420                                 interrupts = <36>;
421                         };
422
423                         gpio3: gpio@53fa4000 {
424                                 compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
425                                 reg = <0x53fa4000 0x4000>;
426                                 interrupts = <16>;
427                                 gpio-controller;
428                                 #gpio-cells = <2>;
429                                 interrupt-controller;
430                                 #interrupt-cells = <2>;
431                         };
432
433                         pwm3: pwm@53fa8000 {
434                                 compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
435                                 #pwm-cells = <2>;
436                                 reg = <0x53fa8000 0x4000>;
437                                 clocks = <&clks 107>, <&clks 52>;
438                                 clock-names = "ipg", "per";
439                                 interrupts = <41>;
440                         };
441
442                         scc: crypto@53fac000 {
443                                 compatible = "fsl,imx25-scc";
444                                 reg = <0x53fac000 0x4000>;
445                                 clocks = <&clks 111>;
446                                 clock-names = "ipg";
447                                 interrupts = <49>, <50>;
448                                 interrupt-names = "scm", "smn";
449                         };
450
451                         rngb: rngb@53fb0000 {
452                                 compatible = "fsl,imx25-rngb";
453                                 reg = <0x53fb0000 0x4000>;
454                                 clocks = <&clks 109>;
455                                 interrupts = <22>;
456                         };
457
458                         esdhc1: esdhc@53fb4000 {
459                                 compatible = "fsl,imx25-esdhc";
460                                 reg = <0x53fb4000 0x4000>;
461                                 interrupts = <9>;
462                                 clocks = <&clks 86>, <&clks 63>, <&clks 45>;
463                                 clock-names = "ipg", "ahb", "per";
464                                 status = "disabled";
465                         };
466
467                         esdhc2: esdhc@53fb8000 {
468                                 compatible = "fsl,imx25-esdhc";
469                                 reg = <0x53fb8000 0x4000>;
470                                 interrupts = <8>;
471                                 clocks = <&clks 87>, <&clks 64>, <&clks 46>;
472                                 clock-names = "ipg", "ahb", "per";
473                                 status = "disabled";
474                         };
475
476                         lcdc: lcdc@53fbc000 {
477                                 compatible = "fsl,imx25-fb", "fsl,imx21-fb";
478                                 reg = <0x53fbc000 0x4000>;
479                                 interrupts = <39>;
480                                 clocks = <&clks 103>, <&clks 66>, <&clks 49>;
481                                 clock-names = "ipg", "ahb", "per";
482                                 status = "disabled";
483                         };
484
485                         slcdc@53fc0000 {
486                                 reg = <0x53fc0000 0x4000>;
487                                 interrupts = <38>;
488                                 status = "disabled";
489                         };
490
491                         pwm4: pwm@53fc8000 {
492                                 compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
493                                 #pwm-cells = <2>;
494                                 reg = <0x53fc8000 0x4000>;
495                                 clocks = <&clks 108>, <&clks 52>;
496                                 clock-names = "ipg", "per";
497                                 interrupts = <42>;
498                         };
499
500                         gpio1: gpio@53fcc000 {
501                                 compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
502                                 reg = <0x53fcc000 0x4000>;
503                                 interrupts = <52>;
504                                 gpio-controller;
505                                 #gpio-cells = <2>;
506                                 interrupt-controller;
507                                 #interrupt-cells = <2>;
508                         };
509
510                         gpio2: gpio@53fd0000 {
511                                 compatible = "fsl,imx25-gpio", "fsl,imx35-gpio";
512                                 reg = <0x53fd0000 0x4000>;
513                                 interrupts = <51>;
514                                 gpio-controller;
515                                 #gpio-cells = <2>;
516                                 interrupt-controller;
517                                 #interrupt-cells = <2>;
518                         };
519
520                         sdma: sdma@53fd4000 {
521                                 compatible = "fsl,imx25-sdma";
522                                 reg = <0x53fd4000 0x4000>;
523                                 clocks = <&clks 112>, <&clks 68>;
524                                 clock-names = "ipg", "ahb";
525                                 #dma-cells = <3>;
526                                 interrupts = <34>;
527                                 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx25.bin";
528                         };
529
530                         wdog@53fdc000 {
531                                 compatible = "fsl,imx25-wdt", "fsl,imx21-wdt";
532                                 reg = <0x53fdc000 0x4000>;
533                                 clocks = <&clks 126>;
534                                 clock-names = "";
535                                 interrupts = <55>;
536                         };
537
538                         pwm1: pwm@53fe0000 {
539                                 compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
540                                 #pwm-cells = <2>;
541                                 reg = <0x53fe0000 0x4000>;
542                                 clocks = <&clks 105>, <&clks 52>;
543                                 clock-names = "ipg", "per";
544                                 interrupts = <26>;
545                         };
546
547                         iim: iim@53ff0000 {
548                                 compatible = "fsl,imx25-iim", "fsl,imx27-iim";
549                                 reg = <0x53ff0000 0x4000>;
550                                 interrupts = <19>;
551                                 clocks = <&clks 99>;
552                         };
553
554                         usbotg: usb@53ff4000 {
555                                 compatible = "fsl,imx25-usb", "fsl,imx27-usb";
556                                 reg = <0x53ff4000 0x0200>;
557                                 interrupts = <37>;
558                                 clocks = <&clks 9>, <&clks 70>, <&clks 8>;
559                                 clock-names = "ipg", "ahb", "per";
560                                 fsl,usbmisc = <&usbmisc 0>;
561                                 fsl,usbphy = <&usbphy0>;
562                                 phy_type = "utmi";
563                                 dr_mode = "otg";
564                                 status = "disabled";
565                         };
566
567                         usbhost1: usb@53ff4400 {
568                                 compatible = "fsl,imx25-usb", "fsl,imx27-usb";
569                                 reg = <0x53ff4400 0x0200>;
570                                 interrupts = <35>;
571                                 clocks = <&clks 9>, <&clks 70>, <&clks 8>;
572                                 clock-names = "ipg", "ahb", "per";
573                                 fsl,usbmisc = <&usbmisc 1>;
574                                 fsl,usbphy = <&usbphy1>;
575                                 status = "disabled";
576                         };
577
578                         usbmisc: usbmisc@53ff4600 {
579                                 #index-cells = <1>;
580                                 compatible = "fsl,imx25-usbmisc";
581                                 reg = <0x53ff4600 0x00f>;
582                         };
583
584                         dryice@53ffc000 {
585                                 compatible = "fsl,imx25-dryice", "fsl,imx25-rtc";
586                                 reg = <0x53ffc000 0x4000>;
587                                 clocks = <&clks 81>;
588                                 clock-names = "ipg";
589                                 interrupts = <25 56>;
590                         };
591                 };
592
593                 iram: sram@78000000 {
594                         compatible = "mmio-sram";
595                         reg = <0x78000000 0x20000>;
596                 };
597
598                 emi@80000000 {
599                         compatible = "fsl,emi-bus", "simple-bus";
600                         #address-cells = <1>;
601                         #size-cells = <1>;
602                         reg = <0x80000000 0x3b002000>;
603                         ranges;
604
605                         nfc: nand@bb000000 {
606                                 #address-cells = <1>;
607                                 #size-cells = <1>;
608
609                                 compatible = "fsl,imx25-nand";
610                                 reg = <0xbb000000 0x2000>;
611                                 clocks = <&clks 50>;
612                                 clock-names = "";
613                                 interrupts = <33>;
614                                 status = "disabled";
615                         };
616                 };
617         };
618
619         usbphy {
620                 compatible = "simple-bus";
621                 #address-cells = <1>;
622                 #size-cells = <0>;
623
624                 usbphy0: usb-phy@0 {
625                         reg = <0>;
626                         compatible = "usb-nop-xceiv";
627                         #phy-cells = <0>;
628                 };
629
630                 usbphy1: usb-phy@1 {
631                         reg = <1>;
632                         compatible = "usb-nop-xceiv";
633                         #phy-cells = <0>;
634                 };
635         };
636 };