2 * Copyright 2013 Greg Ungerer <gerg@uclinux.org>
3 * Copyright 2011 Freescale Semiconductor, Inc.
4 * Copyright 2011 Linaro Ltd.
6 * The code contained herein is licensed under the GNU General Public
7 * License. You may obtain a copy of the GNU General Public License
8 * Version 2 or later at the following locations:
10 * http://www.opensource.org/licenses/gpl-license.html
11 * http://www.gnu.org/copyleft/gpl.html
14 #include "imx50-pinfunc.h"
15 #include <dt-bindings/clock/imx5-clock.h>
21 * The decompressor and also some bootloaders rely on a
22 * pre-existing /chosen node to be available to insert the
23 * command line and merge other ATAGS info.
24 * Also for U-Boot there must be a pre-existing /memory node.
27 memory { device_type = "memory"; reg = <0 0>; };
49 compatible = "arm,cortex-a8";
54 tzic: tz-interrupt-controller@0fffc000 {
55 compatible = "fsl,imx50-tzic", "fsl,imx53-tzic", "fsl,tzic";
57 #interrupt-cells = <1>;
58 reg = <0x0fffc000 0x4000>;
66 compatible = "fsl,imx-ckil", "fixed-clock";
68 clock-frequency = <32768>;
72 compatible = "fsl,imx-ckih1", "fixed-clock";
74 clock-frequency = <22579200>;
78 compatible = "fsl,imx-ckih2", "fixed-clock";
80 clock-frequency = <0>;
84 compatible = "fsl,imx-osc", "fixed-clock";
86 clock-frequency = <24000000>;
93 compatible = "simple-bus";
94 interrupt-parent = <&tzic>;
97 aips@50000000 { /* AIPS1 */
98 compatible = "fsl,aips-bus", "simple-bus";
101 reg = <0x50000000 0x10000000>;
105 compatible = "fsl,spba-bus", "simple-bus";
106 #address-cells = <1>;
108 reg = <0x50000000 0x40000>;
111 esdhc1: esdhc@50004000 {
112 compatible = "fsl,imx50-esdhc";
113 reg = <0x50004000 0x4000>;
115 clocks = <&clks IMX5_CLK_ESDHC1_IPG_GATE>,
116 <&clks IMX5_CLK_DUMMY>,
117 <&clks IMX5_CLK_ESDHC1_PER_GATE>;
118 clock-names = "ipg", "ahb", "per";
123 esdhc2: esdhc@50008000 {
124 compatible = "fsl,imx50-esdhc";
125 reg = <0x50008000 0x4000>;
127 clocks = <&clks IMX5_CLK_ESDHC2_IPG_GATE>,
128 <&clks IMX5_CLK_DUMMY>,
129 <&clks IMX5_CLK_ESDHC2_PER_GATE>;
130 clock-names = "ipg", "ahb", "per";
135 uart3: serial@5000c000 {
136 compatible = "fsl,imx50-uart", "fsl,imx21-uart";
137 reg = <0x5000c000 0x4000>;
139 clocks = <&clks IMX5_CLK_UART3_IPG_GATE>,
140 <&clks IMX5_CLK_UART3_PER_GATE>;
141 clock-names = "ipg", "per";
145 ecspi1: ecspi@50010000 {
146 #address-cells = <1>;
148 compatible = "fsl,imx50-ecspi", "fsl,imx51-ecspi";
149 reg = <0x50010000 0x4000>;
151 clocks = <&clks IMX5_CLK_ECSPI1_IPG_GATE>,
152 <&clks IMX5_CLK_ECSPI1_PER_GATE>;
153 clock-names = "ipg", "per";
158 #sound-dai-cells = <0>;
159 compatible = "fsl,imx50-ssi",
162 reg = <0x50014000 0x4000>;
164 clocks = <&clks IMX5_CLK_SSI2_IPG_GATE>;
165 dmas = <&sdma 24 1 0>,
167 dma-names = "rx", "tx";
168 fsl,fifo-depth = <15>;
172 esdhc3: esdhc@50020000 {
173 compatible = "fsl,imx50-esdhc";
174 reg = <0x50020000 0x4000>;
176 clocks = <&clks IMX5_CLK_ESDHC3_IPG_GATE>,
177 <&clks IMX5_CLK_DUMMY>,
178 <&clks IMX5_CLK_ESDHC3_PER_GATE>;
179 clock-names = "ipg", "ahb", "per";
184 esdhc4: esdhc@50024000 {
185 compatible = "fsl,imx50-esdhc";
186 reg = <0x50024000 0x4000>;
188 clocks = <&clks IMX5_CLK_ESDHC4_IPG_GATE>,
189 <&clks IMX5_CLK_DUMMY>,
190 <&clks IMX5_CLK_ESDHC4_PER_GATE>;
191 clock-names = "ipg", "ahb", "per";
197 usbotg: usb@53f80000 {
198 compatible = "fsl,imx50-usb", "fsl,imx27-usb";
199 reg = <0x53f80000 0x0200>;
201 clocks = <&clks IMX5_CLK_USB_PHY1_GATE>;
205 usbh1: usb@53f80200 {
206 compatible = "fsl,imx50-usb", "fsl,imx27-usb";
207 reg = <0x53f80200 0x0200>;
209 clocks = <&clks IMX5_CLK_USB_PHY2_GATE>;
214 usbh2: usb@53f80400 {
215 compatible = "fsl,imx50-usb", "fsl,imx27-usb";
216 reg = <0x53f80400 0x0200>;
218 clocks = <&clks IMX5_CLK_USBOH3_GATE>;
223 usbh3: usb@53f80600 {
224 compatible = "fsl,imx50-usb", "fsl,imx27-usb";
225 reg = <0x53f80600 0x0200>;
227 clocks = <&clks IMX5_CLK_USBOH3_GATE>;
232 gpio1: gpio@53f84000 {
233 compatible = "fsl,imx50-gpio", "fsl,imx35-gpio";
234 reg = <0x53f84000 0x4000>;
235 interrupts = <50 51>;
238 interrupt-controller;
239 #interrupt-cells = <2>;
240 gpio-ranges = <&iomuxc 0 151 28>;
243 gpio2: gpio@53f88000 {
244 compatible = "fsl,imx50-gpio", "fsl,imx35-gpio";
245 reg = <0x53f88000 0x4000>;
246 interrupts = <52 53>;
249 interrupt-controller;
250 #interrupt-cells = <2>;
251 gpio-ranges = <&iomuxc 0 75 8>, <&iomuxc 8 100 8>,
252 <&iomuxc 16 83 1>, <&iomuxc 17 85 1>,
253 <&iomuxc 18 87 1>, <&iomuxc 19 84 1>,
254 <&iomuxc 20 88 1>, <&iomuxc 21 86 1>;
257 gpio3: gpio@53f8c000 {
258 compatible = "fsl,imx50-gpio", "fsl,imx35-gpio";
259 reg = <0x53f8c000 0x4000>;
260 interrupts = <54 55>;
263 interrupt-controller;
264 #interrupt-cells = <2>;
265 gpio-ranges = <&iomuxc 0 108 32>;
268 gpio4: gpio@53f90000 {
269 compatible = "fsl,imx50-gpio", "fsl,imx35-gpio";
270 reg = <0x53f90000 0x4000>;
271 interrupts = <56 57>;
274 interrupt-controller;
275 #interrupt-cells = <2>;
276 gpio-ranges = <&iomuxc 0 8 8>, <&iomuxc 8 45 12>,
280 wdog1: wdog@53f98000 {
281 compatible = "fsl,imx50-wdt", "fsl,imx21-wdt";
282 reg = <0x53f98000 0x4000>;
284 clocks = <&clks IMX5_CLK_DUMMY>;
287 gpt: timer@53fa0000 {
288 compatible = "fsl,imx50-gpt", "fsl,imx31-gpt";
289 reg = <0x53fa0000 0x4000>;
291 clocks = <&clks IMX5_CLK_GPT_IPG_GATE>,
292 <&clks IMX5_CLK_GPT_HF_GATE>;
293 clock-names = "ipg", "per";
296 iomuxc: iomuxc@53fa8000 {
297 compatible = "fsl,imx50-iomuxc", "fsl,imx53-iomuxc";
298 reg = <0x53fa8000 0x4000>;
301 gpr: iomuxc-gpr@53fa8000 {
302 compatible = "fsl,imx50-iomuxc-gpr", "syscon";
303 reg = <0x53fa8000 0xc>;
308 compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
309 reg = <0x53fb4000 0x4000>;
310 clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
311 <&clks IMX5_CLK_PWM1_HF_GATE>;
312 clock-names = "ipg", "per";
318 compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
319 reg = <0x53fb8000 0x4000>;
320 clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
321 <&clks IMX5_CLK_PWM2_HF_GATE>;
322 clock-names = "ipg", "per";
326 uart1: serial@53fbc000 {
327 compatible = "fsl,imx50-uart", "fsl,imx21-uart";
328 reg = <0x53fbc000 0x4000>;
330 clocks = <&clks IMX5_CLK_UART1_IPG_GATE>,
331 <&clks IMX5_CLK_UART1_PER_GATE>;
332 clock-names = "ipg", "per";
336 uart2: serial@53fc0000 {
337 compatible = "fsl,imx50-uart", "fsl,imx21-uart";
338 reg = <0x53fc0000 0x4000>;
340 clocks = <&clks IMX5_CLK_UART2_IPG_GATE>,
341 <&clks IMX5_CLK_UART2_PER_GATE>;
342 clock-names = "ipg", "per";
347 compatible = "fsl,imx50-src", "fsl,imx51-src";
348 reg = <0x53fd0000 0x4000>;
353 compatible = "fsl,imx50-ccm";
354 reg = <0x53fd4000 0x4000>;
355 interrupts = <0 71 0x04 0 72 0x04>;
359 gpio5: gpio@53fdc000 {
360 compatible = "fsl,imx50-gpio", "fsl,imx35-gpio";
361 reg = <0x53fdc000 0x4000>;
362 interrupts = <103 104>;
365 interrupt-controller;
366 #interrupt-cells = <2>;
367 gpio-ranges = <&iomuxc 0 57 18>, <&iomuxc 18 89 11>;
370 gpio6: gpio@53fe0000 {
371 compatible = "fsl,imx50-gpio", "fsl,imx35-gpio";
372 reg = <0x53fe0000 0x4000>;
373 interrupts = <105 106>;
376 interrupt-controller;
377 #interrupt-cells = <2>;
378 gpio-ranges = <&iomuxc 0 27 18>, <&iomuxc 18 16 11>;
382 #address-cells = <1>;
384 compatible = "fsl,imx50-i2c", "fsl,imx21-i2c";
385 reg = <0x53fec000 0x4000>;
387 clocks = <&clks IMX5_CLK_I2C3_GATE>;
391 uart4: serial@53ff0000 {
392 compatible = "fsl,imx50-uart", "fsl,imx21-uart";
393 reg = <0x53ff0000 0x4000>;
395 clocks = <&clks IMX5_CLK_UART4_IPG_GATE>,
396 <&clks IMX5_CLK_UART4_PER_GATE>;
397 clock-names = "ipg", "per";
402 aips@60000000 { /* AIPS2 */
403 compatible = "fsl,aips-bus", "simple-bus";
404 #address-cells = <1>;
406 reg = <0x60000000 0x10000000>;
409 uart5: serial@63f90000 {
410 compatible = "fsl,imx50-uart", "fsl,imx21-uart";
411 reg = <0x63f90000 0x4000>;
413 clocks = <&clks IMX5_CLK_UART5_IPG_GATE>,
414 <&clks IMX5_CLK_UART5_PER_GATE>;
415 clock-names = "ipg", "per";
419 owire: owire@63fa4000 {
420 compatible = "fsl,imx50-owire", "fsl,imx21-owire";
421 reg = <0x63fa4000 0x4000>;
422 clocks = <&clks IMX5_CLK_OWIRE_GATE>;
426 ecspi2: ecspi@63fac000 {
427 #address-cells = <1>;
429 compatible = "fsl,imx50-ecspi", "fsl,imx51-ecspi";
430 reg = <0x63fac000 0x4000>;
432 clocks = <&clks IMX5_CLK_ECSPI2_IPG_GATE>,
433 <&clks IMX5_CLK_ECSPI2_PER_GATE>;
434 clock-names = "ipg", "per";
438 sdma: sdma@63fb0000 {
439 compatible = "fsl,imx50-sdma", "fsl,imx35-sdma";
440 reg = <0x63fb0000 0x4000>;
442 clocks = <&clks IMX5_CLK_SDMA_GATE>,
443 <&clks IMX5_CLK_SDMA_GATE>;
444 clock-names = "ipg", "ahb";
445 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx50.bin";
448 cspi: cspi@63fc0000 {
449 #address-cells = <1>;
451 compatible = "fsl,imx50-cspi", "fsl,imx35-cspi";
452 reg = <0x63fc0000 0x4000>;
454 clocks = <&clks IMX5_CLK_CSPI_IPG_GATE>,
455 <&clks IMX5_CLK_CSPI_IPG_GATE>;
456 clock-names = "ipg", "per";
461 #address-cells = <1>;
463 compatible = "fsl,imx50-i2c", "fsl,imx21-i2c";
464 reg = <0x63fc4000 0x4000>;
466 clocks = <&clks IMX5_CLK_I2C2_GATE>;
471 #address-cells = <1>;
473 compatible = "fsl,imx50-i2c", "fsl,imx21-i2c";
474 reg = <0x63fc8000 0x4000>;
476 clocks = <&clks IMX5_CLK_I2C1_GATE>;
481 #sound-dai-cells = <0>;
482 compatible = "fsl,imx50-ssi", "fsl,imx51-ssi",
484 reg = <0x63fcc000 0x4000>;
486 clocks = <&clks IMX5_CLK_SSI1_IPG_GATE>;
487 dmas = <&sdma 28 0 0>,
489 dma-names = "rx", "tx";
490 fsl,fifo-depth = <15>;
494 audmux: audmux@63fd0000 {
495 compatible = "fsl,imx50-audmux", "fsl,imx31-audmux";
496 reg = <0x63fd0000 0x4000>;
500 fec: ethernet@63fec000 {
501 compatible = "fsl,imx53-fec", "fsl,imx25-fec";
502 reg = <0x63fec000 0x4000>;
504 clocks = <&clks IMX5_CLK_FEC_GATE>,
505 <&clks IMX5_CLK_FEC_GATE>,
506 <&clks IMX5_CLK_FEC_GATE>;
507 clock-names = "ipg", "ahb", "ptp";