1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2016, Linaro Limited
4 * Copyright (c) 2014, The Linux Foundation. All rights reserved.
7 #include <linux/clk-provider.h>
9 #include <linux/export.h>
10 #include <linux/init.h>
11 #include <linux/kernel.h>
12 #include <linux/module.h>
13 #include <linux/mutex.h>
15 #include <linux/of_device.h>
16 #include <linux/platform_device.h>
17 #include <linux/soc/qcom/smd-rpm.h>
19 #include <dt-bindings/clock/qcom,rpmcc.h>
20 #include <dt-bindings/mfd/qcom-rpm.h>
22 #define QCOM_RPM_KEY_SOFTWARE_ENABLE 0x6e657773
23 #define QCOM_RPM_KEY_PIN_CTRL_CLK_BUFFER_ENABLE_KEY 0x62636370
24 #define QCOM_RPM_SMD_KEY_RATE 0x007a484b
25 #define QCOM_RPM_SMD_KEY_ENABLE 0x62616e45
26 #define QCOM_RPM_SMD_KEY_STATE 0x54415453
27 #define QCOM_RPM_SCALING_ENABLE_ID 0x2
29 #define __DEFINE_CLK_SMD_RPM(_platform, _name, _active, type, r_id, stat_id, \
31 static struct clk_smd_rpm _platform##_##_active; \
32 static struct clk_smd_rpm _platform##_##_name = { \
33 .rpm_res_type = (type), \
34 .rpm_clk_id = (r_id), \
35 .rpm_status_id = (stat_id), \
37 .peer = &_platform##_##_active, \
39 .hw.init = &(struct clk_init_data){ \
40 .ops = &clk_smd_rpm_ops, \
42 .parent_names = (const char *[]){ "xo_board" }, \
46 static struct clk_smd_rpm _platform##_##_active = { \
47 .rpm_res_type = (type), \
48 .rpm_clk_id = (r_id), \
49 .rpm_status_id = (stat_id), \
50 .active_only = true, \
52 .peer = &_platform##_##_name, \
54 .hw.init = &(struct clk_init_data){ \
55 .ops = &clk_smd_rpm_ops, \
57 .parent_names = (const char *[]){ "xo_board" }, \
62 #define __DEFINE_CLK_SMD_RPM_BRANCH(_platform, _name, _active, type, r_id, \
64 static struct clk_smd_rpm _platform##_##_active; \
65 static struct clk_smd_rpm _platform##_##_name = { \
66 .rpm_res_type = (type), \
67 .rpm_clk_id = (r_id), \
68 .rpm_status_id = (stat_id), \
71 .peer = &_platform##_##_active, \
73 .hw.init = &(struct clk_init_data){ \
74 .ops = &clk_smd_rpm_branch_ops, \
76 .parent_names = (const char *[]){ "xo_board" }, \
80 static struct clk_smd_rpm _platform##_##_active = { \
81 .rpm_res_type = (type), \
82 .rpm_clk_id = (r_id), \
83 .rpm_status_id = (stat_id), \
84 .active_only = true, \
87 .peer = &_platform##_##_name, \
89 .hw.init = &(struct clk_init_data){ \
90 .ops = &clk_smd_rpm_branch_ops, \
92 .parent_names = (const char *[]){ "xo_board" }, \
97 #define DEFINE_CLK_SMD_RPM(_platform, _name, _active, type, r_id) \
98 __DEFINE_CLK_SMD_RPM(_platform, _name, _active, type, r_id, \
99 0, QCOM_RPM_SMD_KEY_RATE)
101 #define DEFINE_CLK_SMD_RPM_BRANCH(_platform, _name, _active, type, r_id, r) \
102 __DEFINE_CLK_SMD_RPM_BRANCH(_platform, _name, _active, type, \
103 r_id, 0, r, QCOM_RPM_SMD_KEY_ENABLE)
105 #define DEFINE_CLK_SMD_RPM_QDSS(_platform, _name, _active, type, r_id) \
106 __DEFINE_CLK_SMD_RPM(_platform, _name, _active, type, r_id, \
107 0, QCOM_RPM_SMD_KEY_STATE)
109 #define DEFINE_CLK_SMD_RPM_XO_BUFFER(_platform, _name, _active, r_id) \
110 __DEFINE_CLK_SMD_RPM_BRANCH(_platform, _name, _active, \
111 QCOM_SMD_RPM_CLK_BUF_A, r_id, 0, 1000, \
112 QCOM_RPM_KEY_SOFTWARE_ENABLE)
114 #define DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(_platform, _name, _active, r_id) \
115 __DEFINE_CLK_SMD_RPM_BRANCH(_platform, _name, _active, \
116 QCOM_SMD_RPM_CLK_BUF_A, r_id, 0, 1000, \
117 QCOM_RPM_KEY_PIN_CTRL_CLK_BUFFER_ENABLE_KEY)
119 #define to_clk_smd_rpm(_hw) container_of(_hw, struct clk_smd_rpm, hw)
122 const int rpm_res_type;
124 const int rpm_clk_id;
125 const int rpm_status_id;
126 const bool active_only;
129 struct clk_smd_rpm *peer;
132 struct qcom_smd_rpm *rpm;
135 struct clk_smd_rpm_req {
142 struct qcom_rpm *rpm;
143 struct clk_smd_rpm **clks;
147 struct rpm_smd_clk_desc {
148 struct clk_smd_rpm **clks;
152 static DEFINE_MUTEX(rpm_smd_clk_lock);
154 static int clk_smd_rpm_handoff(struct clk_smd_rpm *r)
157 struct clk_smd_rpm_req req = {
158 .key = cpu_to_le32(r->rpm_key),
159 .nbytes = cpu_to_le32(sizeof(u32)),
160 .value = cpu_to_le32(r->branch ? 1 : INT_MAX),
163 ret = qcom_rpm_smd_write(r->rpm, QCOM_SMD_RPM_ACTIVE_STATE,
164 r->rpm_res_type, r->rpm_clk_id, &req,
168 ret = qcom_rpm_smd_write(r->rpm, QCOM_SMD_RPM_SLEEP_STATE,
169 r->rpm_res_type, r->rpm_clk_id, &req,
177 static int clk_smd_rpm_set_rate_active(struct clk_smd_rpm *r,
180 struct clk_smd_rpm_req req = {
181 .key = cpu_to_le32(r->rpm_key),
182 .nbytes = cpu_to_le32(sizeof(u32)),
183 .value = cpu_to_le32(DIV_ROUND_UP(rate, 1000)), /* to kHz */
186 return qcom_rpm_smd_write(r->rpm, QCOM_SMD_RPM_ACTIVE_STATE,
187 r->rpm_res_type, r->rpm_clk_id, &req,
191 static int clk_smd_rpm_set_rate_sleep(struct clk_smd_rpm *r,
194 struct clk_smd_rpm_req req = {
195 .key = cpu_to_le32(r->rpm_key),
196 .nbytes = cpu_to_le32(sizeof(u32)),
197 .value = cpu_to_le32(DIV_ROUND_UP(rate, 1000)), /* to kHz */
200 return qcom_rpm_smd_write(r->rpm, QCOM_SMD_RPM_SLEEP_STATE,
201 r->rpm_res_type, r->rpm_clk_id, &req,
205 static void to_active_sleep(struct clk_smd_rpm *r, unsigned long rate,
206 unsigned long *active, unsigned long *sleep)
211 * Active-only clocks don't care what the rate is during sleep. So,
212 * they vote for zero.
220 static int clk_smd_rpm_prepare(struct clk_hw *hw)
222 struct clk_smd_rpm *r = to_clk_smd_rpm(hw);
223 struct clk_smd_rpm *peer = r->peer;
224 unsigned long this_rate = 0, this_sleep_rate = 0;
225 unsigned long peer_rate = 0, peer_sleep_rate = 0;
226 unsigned long active_rate, sleep_rate;
229 mutex_lock(&rpm_smd_clk_lock);
231 /* Don't send requests to the RPM if the rate has not been set. */
235 to_active_sleep(r, r->rate, &this_rate, &this_sleep_rate);
237 /* Take peer clock's rate into account only if it's enabled. */
239 to_active_sleep(peer, peer->rate,
240 &peer_rate, &peer_sleep_rate);
242 active_rate = max(this_rate, peer_rate);
245 active_rate = !!active_rate;
247 ret = clk_smd_rpm_set_rate_active(r, active_rate);
251 sleep_rate = max(this_sleep_rate, peer_sleep_rate);
253 sleep_rate = !!sleep_rate;
255 ret = clk_smd_rpm_set_rate_sleep(r, sleep_rate);
257 /* Undo the active set vote and restore it */
258 ret = clk_smd_rpm_set_rate_active(r, peer_rate);
264 mutex_unlock(&rpm_smd_clk_lock);
269 static void clk_smd_rpm_unprepare(struct clk_hw *hw)
271 struct clk_smd_rpm *r = to_clk_smd_rpm(hw);
272 struct clk_smd_rpm *peer = r->peer;
273 unsigned long peer_rate = 0, peer_sleep_rate = 0;
274 unsigned long active_rate, sleep_rate;
277 mutex_lock(&rpm_smd_clk_lock);
282 /* Take peer clock's rate into account only if it's enabled. */
284 to_active_sleep(peer, peer->rate, &peer_rate,
287 active_rate = r->branch ? !!peer_rate : peer_rate;
288 ret = clk_smd_rpm_set_rate_active(r, active_rate);
292 sleep_rate = r->branch ? !!peer_sleep_rate : peer_sleep_rate;
293 ret = clk_smd_rpm_set_rate_sleep(r, sleep_rate);
300 mutex_unlock(&rpm_smd_clk_lock);
303 static int clk_smd_rpm_set_rate(struct clk_hw *hw, unsigned long rate,
304 unsigned long parent_rate)
306 struct clk_smd_rpm *r = to_clk_smd_rpm(hw);
307 struct clk_smd_rpm *peer = r->peer;
308 unsigned long active_rate, sleep_rate;
309 unsigned long this_rate = 0, this_sleep_rate = 0;
310 unsigned long peer_rate = 0, peer_sleep_rate = 0;
313 mutex_lock(&rpm_smd_clk_lock);
318 to_active_sleep(r, rate, &this_rate, &this_sleep_rate);
320 /* Take peer clock's rate into account only if it's enabled. */
322 to_active_sleep(peer, peer->rate,
323 &peer_rate, &peer_sleep_rate);
325 active_rate = max(this_rate, peer_rate);
326 ret = clk_smd_rpm_set_rate_active(r, active_rate);
330 sleep_rate = max(this_sleep_rate, peer_sleep_rate);
331 ret = clk_smd_rpm_set_rate_sleep(r, sleep_rate);
338 mutex_unlock(&rpm_smd_clk_lock);
343 static long clk_smd_rpm_round_rate(struct clk_hw *hw, unsigned long rate,
344 unsigned long *parent_rate)
347 * RPM handles rate rounding and we don't have a way to
348 * know what the rate will be, so just return whatever
354 static unsigned long clk_smd_rpm_recalc_rate(struct clk_hw *hw,
355 unsigned long parent_rate)
357 struct clk_smd_rpm *r = to_clk_smd_rpm(hw);
360 * RPM handles rate rounding and we don't have a way to
361 * know what the rate will be, so just return whatever
367 static int clk_smd_rpm_enable_scaling(struct qcom_smd_rpm *rpm)
370 struct clk_smd_rpm_req req = {
371 .key = cpu_to_le32(QCOM_RPM_SMD_KEY_ENABLE),
372 .nbytes = cpu_to_le32(sizeof(u32)),
373 .value = cpu_to_le32(1),
376 ret = qcom_rpm_smd_write(rpm, QCOM_SMD_RPM_SLEEP_STATE,
377 QCOM_SMD_RPM_MISC_CLK,
378 QCOM_RPM_SCALING_ENABLE_ID, &req, sizeof(req));
380 pr_err("RPM clock scaling (sleep set) not enabled!\n");
384 ret = qcom_rpm_smd_write(rpm, QCOM_SMD_RPM_ACTIVE_STATE,
385 QCOM_SMD_RPM_MISC_CLK,
386 QCOM_RPM_SCALING_ENABLE_ID, &req, sizeof(req));
388 pr_err("RPM clock scaling (active set) not enabled!\n");
392 pr_debug("%s: RPM clock scaling is enabled\n", __func__);
396 static const struct clk_ops clk_smd_rpm_ops = {
397 .prepare = clk_smd_rpm_prepare,
398 .unprepare = clk_smd_rpm_unprepare,
399 .set_rate = clk_smd_rpm_set_rate,
400 .round_rate = clk_smd_rpm_round_rate,
401 .recalc_rate = clk_smd_rpm_recalc_rate,
404 static const struct clk_ops clk_smd_rpm_branch_ops = {
405 .prepare = clk_smd_rpm_prepare,
406 .unprepare = clk_smd_rpm_unprepare,
410 DEFINE_CLK_SMD_RPM(msm8916, pcnoc_clk, pcnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
411 DEFINE_CLK_SMD_RPM(msm8916, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
412 DEFINE_CLK_SMD_RPM(msm8916, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
413 DEFINE_CLK_SMD_RPM_QDSS(msm8916, qdss_clk, qdss_a_clk, QCOM_SMD_RPM_MISC_CLK, 1);
414 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8916, bb_clk1, bb_clk1_a, 1);
415 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8916, bb_clk2, bb_clk2_a, 2);
416 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8916, rf_clk1, rf_clk1_a, 4);
417 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8916, rf_clk2, rf_clk2_a, 5);
418 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, bb_clk1_pin, bb_clk1_a_pin, 1);
419 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, bb_clk2_pin, bb_clk2_a_pin, 2);
420 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, rf_clk1_pin, rf_clk1_a_pin, 4);
421 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, rf_clk2_pin, rf_clk2_a_pin, 5);
423 static struct clk_smd_rpm *msm8916_clks[] = {
424 [RPM_SMD_PCNOC_CLK] = &msm8916_pcnoc_clk,
425 [RPM_SMD_PCNOC_A_CLK] = &msm8916_pcnoc_a_clk,
426 [RPM_SMD_SNOC_CLK] = &msm8916_snoc_clk,
427 [RPM_SMD_SNOC_A_CLK] = &msm8916_snoc_a_clk,
428 [RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
429 [RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
430 [RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
431 [RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
432 [RPM_SMD_BB_CLK1] = &msm8916_bb_clk1,
433 [RPM_SMD_BB_CLK1_A] = &msm8916_bb_clk1_a,
434 [RPM_SMD_BB_CLK2] = &msm8916_bb_clk2,
435 [RPM_SMD_BB_CLK2_A] = &msm8916_bb_clk2_a,
436 [RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
437 [RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
438 [RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
439 [RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
440 [RPM_SMD_BB_CLK1_PIN] = &msm8916_bb_clk1_pin,
441 [RPM_SMD_BB_CLK1_A_PIN] = &msm8916_bb_clk1_a_pin,
442 [RPM_SMD_BB_CLK2_PIN] = &msm8916_bb_clk2_pin,
443 [RPM_SMD_BB_CLK2_A_PIN] = &msm8916_bb_clk2_a_pin,
444 [RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
445 [RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
446 [RPM_SMD_RF_CLK2_PIN] = &msm8916_rf_clk2_pin,
447 [RPM_SMD_RF_CLK2_A_PIN] = &msm8916_rf_clk2_a_pin,
450 static const struct rpm_smd_clk_desc rpm_clk_msm8916 = {
451 .clks = msm8916_clks,
452 .num_clks = ARRAY_SIZE(msm8916_clks),
456 DEFINE_CLK_SMD_RPM(msm8974, pnoc_clk, pnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
457 DEFINE_CLK_SMD_RPM(msm8974, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
458 DEFINE_CLK_SMD_RPM(msm8974, cnoc_clk, cnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 2);
459 DEFINE_CLK_SMD_RPM(msm8974, mmssnoc_ahb_clk, mmssnoc_ahb_a_clk, QCOM_SMD_RPM_BUS_CLK, 3);
460 DEFINE_CLK_SMD_RPM(msm8974, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
461 DEFINE_CLK_SMD_RPM(msm8974, gfx3d_clk_src, gfx3d_a_clk_src, QCOM_SMD_RPM_MEM_CLK, 1);
462 DEFINE_CLK_SMD_RPM(msm8974, ocmemgx_clk, ocmemgx_a_clk, QCOM_SMD_RPM_MEM_CLK, 2);
463 DEFINE_CLK_SMD_RPM_QDSS(msm8974, qdss_clk, qdss_a_clk, QCOM_SMD_RPM_MISC_CLK, 1);
464 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, cxo_d0, cxo_d0_a, 1);
465 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, cxo_d1, cxo_d1_a, 2);
466 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, cxo_a0, cxo_a0_a, 4);
467 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, cxo_a1, cxo_a1_a, 5);
468 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, cxo_a2, cxo_a2_a, 6);
469 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, diff_clk, diff_a_clk, 7);
470 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, div_clk1, div_a_clk1, 11);
471 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, div_clk2, div_a_clk2, 12);
472 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_d0_pin, cxo_d0_a_pin, 1);
473 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_d1_pin, cxo_d1_a_pin, 2);
474 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_a0_pin, cxo_a0_a_pin, 4);
475 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_a1_pin, cxo_a1_a_pin, 5);
476 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_a2_pin, cxo_a2_a_pin, 6);
478 static struct clk_smd_rpm *msm8974_clks[] = {
479 [RPM_SMD_PNOC_CLK] = &msm8974_pnoc_clk,
480 [RPM_SMD_PNOC_A_CLK] = &msm8974_pnoc_a_clk,
481 [RPM_SMD_SNOC_CLK] = &msm8974_snoc_clk,
482 [RPM_SMD_SNOC_A_CLK] = &msm8974_snoc_a_clk,
483 [RPM_SMD_CNOC_CLK] = &msm8974_cnoc_clk,
484 [RPM_SMD_CNOC_A_CLK] = &msm8974_cnoc_a_clk,
485 [RPM_SMD_MMSSNOC_AHB_CLK] = &msm8974_mmssnoc_ahb_clk,
486 [RPM_SMD_MMSSNOC_AHB_A_CLK] = &msm8974_mmssnoc_ahb_a_clk,
487 [RPM_SMD_BIMC_CLK] = &msm8974_bimc_clk,
488 [RPM_SMD_GFX3D_CLK_SRC] = &msm8974_gfx3d_clk_src,
489 [RPM_SMD_GFX3D_A_CLK_SRC] = &msm8974_gfx3d_a_clk_src,
490 [RPM_SMD_BIMC_A_CLK] = &msm8974_bimc_a_clk,
491 [RPM_SMD_OCMEMGX_CLK] = &msm8974_ocmemgx_clk,
492 [RPM_SMD_OCMEMGX_A_CLK] = &msm8974_ocmemgx_a_clk,
493 [RPM_SMD_QDSS_CLK] = &msm8974_qdss_clk,
494 [RPM_SMD_QDSS_A_CLK] = &msm8974_qdss_a_clk,
495 [RPM_SMD_CXO_D0] = &msm8974_cxo_d0,
496 [RPM_SMD_CXO_D0_A] = &msm8974_cxo_d0_a,
497 [RPM_SMD_CXO_D1] = &msm8974_cxo_d1,
498 [RPM_SMD_CXO_D1_A] = &msm8974_cxo_d1_a,
499 [RPM_SMD_CXO_A0] = &msm8974_cxo_a0,
500 [RPM_SMD_CXO_A0_A] = &msm8974_cxo_a0_a,
501 [RPM_SMD_CXO_A1] = &msm8974_cxo_a1,
502 [RPM_SMD_CXO_A1_A] = &msm8974_cxo_a1_a,
503 [RPM_SMD_CXO_A2] = &msm8974_cxo_a2,
504 [RPM_SMD_CXO_A2_A] = &msm8974_cxo_a2_a,
505 [RPM_SMD_DIFF_CLK] = &msm8974_diff_clk,
506 [RPM_SMD_DIFF_A_CLK] = &msm8974_diff_a_clk,
507 [RPM_SMD_DIV_CLK1] = &msm8974_div_clk1,
508 [RPM_SMD_DIV_A_CLK1] = &msm8974_div_a_clk1,
509 [RPM_SMD_DIV_CLK2] = &msm8974_div_clk2,
510 [RPM_SMD_DIV_A_CLK2] = &msm8974_div_a_clk2,
511 [RPM_SMD_CXO_D0_PIN] = &msm8974_cxo_d0_pin,
512 [RPM_SMD_CXO_D0_A_PIN] = &msm8974_cxo_d0_a_pin,
513 [RPM_SMD_CXO_D1_PIN] = &msm8974_cxo_d1_pin,
514 [RPM_SMD_CXO_D1_A_PIN] = &msm8974_cxo_d1_a_pin,
515 [RPM_SMD_CXO_A0_PIN] = &msm8974_cxo_a0_pin,
516 [RPM_SMD_CXO_A0_A_PIN] = &msm8974_cxo_a0_a_pin,
517 [RPM_SMD_CXO_A1_PIN] = &msm8974_cxo_a1_pin,
518 [RPM_SMD_CXO_A1_A_PIN] = &msm8974_cxo_a1_a_pin,
519 [RPM_SMD_CXO_A2_PIN] = &msm8974_cxo_a2_pin,
520 [RPM_SMD_CXO_A2_A_PIN] = &msm8974_cxo_a2_a_pin,
523 static const struct rpm_smd_clk_desc rpm_clk_msm8974 = {
524 .clks = msm8974_clks,
525 .num_clks = ARRAY_SIZE(msm8974_clks),
529 DEFINE_CLK_SMD_RPM(msm8996, pcnoc_clk, pcnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
530 DEFINE_CLK_SMD_RPM(msm8996, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
531 DEFINE_CLK_SMD_RPM(msm8996, cnoc_clk, cnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 2);
532 DEFINE_CLK_SMD_RPM(msm8996, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
533 DEFINE_CLK_SMD_RPM(msm8996, mmssnoc_axi_rpm_clk, mmssnoc_axi_rpm_a_clk,
534 QCOM_SMD_RPM_MMAXI_CLK, 0);
535 DEFINE_CLK_SMD_RPM(msm8996, ipa_clk, ipa_a_clk, QCOM_SMD_RPM_IPA_CLK, 0);
536 DEFINE_CLK_SMD_RPM(msm8996, ce1_clk, ce1_a_clk, QCOM_SMD_RPM_CE_CLK, 0);
537 DEFINE_CLK_SMD_RPM_BRANCH(msm8996, aggre1_noc_clk, aggre1_noc_a_clk,
538 QCOM_SMD_RPM_AGGR_CLK, 1, 1000);
539 DEFINE_CLK_SMD_RPM_BRANCH(msm8996, aggre2_noc_clk, aggre2_noc_a_clk,
540 QCOM_SMD_RPM_AGGR_CLK, 2, 1000);
541 DEFINE_CLK_SMD_RPM_QDSS(msm8996, qdss_clk, qdss_a_clk,
542 QCOM_SMD_RPM_MISC_CLK, 1);
543 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, bb_clk1, bb_clk1_a, 1);
544 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, bb_clk2, bb_clk2_a, 2);
545 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, rf_clk1, rf_clk1_a, 4);
546 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, rf_clk2, rf_clk2_a, 5);
547 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, ln_bb_clk, ln_bb_a_clk, 8);
548 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, div_clk1, div_clk1_a, 0xb);
549 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, div_clk2, div_clk2_a, 0xc);
550 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8996, div_clk3, div_clk3_a, 0xd);
551 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8996, bb_clk1_pin, bb_clk1_a_pin, 1);
552 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8996, bb_clk2_pin, bb_clk2_a_pin, 2);
553 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8996, rf_clk1_pin, rf_clk1_a_pin, 4);
554 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8996, rf_clk2_pin, rf_clk2_a_pin, 5);
556 static struct clk_smd_rpm *msm8996_clks[] = {
557 [RPM_SMD_PCNOC_CLK] = &msm8996_pcnoc_clk,
558 [RPM_SMD_PCNOC_A_CLK] = &msm8996_pcnoc_a_clk,
559 [RPM_SMD_SNOC_CLK] = &msm8996_snoc_clk,
560 [RPM_SMD_SNOC_A_CLK] = &msm8996_snoc_a_clk,
561 [RPM_SMD_CNOC_CLK] = &msm8996_cnoc_clk,
562 [RPM_SMD_CNOC_A_CLK] = &msm8996_cnoc_a_clk,
563 [RPM_SMD_BIMC_CLK] = &msm8996_bimc_clk,
564 [RPM_SMD_BIMC_A_CLK] = &msm8996_bimc_a_clk,
565 [RPM_SMD_MMAXI_CLK] = &msm8996_mmssnoc_axi_rpm_clk,
566 [RPM_SMD_MMAXI_A_CLK] = &msm8996_mmssnoc_axi_rpm_a_clk,
567 [RPM_SMD_IPA_CLK] = &msm8996_ipa_clk,
568 [RPM_SMD_IPA_A_CLK] = &msm8996_ipa_a_clk,
569 [RPM_SMD_CE1_CLK] = &msm8996_ce1_clk,
570 [RPM_SMD_CE1_A_CLK] = &msm8996_ce1_a_clk,
571 [RPM_SMD_AGGR1_NOC_CLK] = &msm8996_aggre1_noc_clk,
572 [RPM_SMD_AGGR1_NOC_A_CLK] = &msm8996_aggre1_noc_a_clk,
573 [RPM_SMD_AGGR2_NOC_CLK] = &msm8996_aggre2_noc_clk,
574 [RPM_SMD_AGGR2_NOC_A_CLK] = &msm8996_aggre2_noc_a_clk,
575 [RPM_SMD_QDSS_CLK] = &msm8996_qdss_clk,
576 [RPM_SMD_QDSS_A_CLK] = &msm8996_qdss_a_clk,
577 [RPM_SMD_BB_CLK1] = &msm8996_bb_clk1,
578 [RPM_SMD_BB_CLK1_A] = &msm8996_bb_clk1_a,
579 [RPM_SMD_BB_CLK2] = &msm8996_bb_clk2,
580 [RPM_SMD_BB_CLK2_A] = &msm8996_bb_clk2_a,
581 [RPM_SMD_RF_CLK1] = &msm8996_rf_clk1,
582 [RPM_SMD_RF_CLK1_A] = &msm8996_rf_clk1_a,
583 [RPM_SMD_RF_CLK2] = &msm8996_rf_clk2,
584 [RPM_SMD_RF_CLK2_A] = &msm8996_rf_clk2_a,
585 [RPM_SMD_LN_BB_CLK] = &msm8996_ln_bb_clk,
586 [RPM_SMD_LN_BB_A_CLK] = &msm8996_ln_bb_a_clk,
587 [RPM_SMD_DIV_CLK1] = &msm8996_div_clk1,
588 [RPM_SMD_DIV_A_CLK1] = &msm8996_div_clk1_a,
589 [RPM_SMD_DIV_CLK2] = &msm8996_div_clk2,
590 [RPM_SMD_DIV_A_CLK2] = &msm8996_div_clk2_a,
591 [RPM_SMD_DIV_CLK3] = &msm8996_div_clk3,
592 [RPM_SMD_DIV_A_CLK3] = &msm8996_div_clk3_a,
593 [RPM_SMD_BB_CLK1_PIN] = &msm8996_bb_clk1_pin,
594 [RPM_SMD_BB_CLK1_A_PIN] = &msm8996_bb_clk1_a_pin,
595 [RPM_SMD_BB_CLK2_PIN] = &msm8996_bb_clk2_pin,
596 [RPM_SMD_BB_CLK2_A_PIN] = &msm8996_bb_clk2_a_pin,
597 [RPM_SMD_RF_CLK1_PIN] = &msm8996_rf_clk1_pin,
598 [RPM_SMD_RF_CLK1_A_PIN] = &msm8996_rf_clk1_a_pin,
599 [RPM_SMD_RF_CLK2_PIN] = &msm8996_rf_clk2_pin,
600 [RPM_SMD_RF_CLK2_A_PIN] = &msm8996_rf_clk2_a_pin,
603 static const struct rpm_smd_clk_desc rpm_clk_msm8996 = {
604 .clks = msm8996_clks,
605 .num_clks = ARRAY_SIZE(msm8996_clks),
609 DEFINE_CLK_SMD_RPM_QDSS(qcs404, qdss_clk, qdss_a_clk, QCOM_SMD_RPM_MISC_CLK, 1);
611 DEFINE_CLK_SMD_RPM(qcs404, pnoc_clk, pnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
612 DEFINE_CLK_SMD_RPM(qcs404, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
614 DEFINE_CLK_SMD_RPM(qcs404, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
615 DEFINE_CLK_SMD_RPM(qcs404, bimc_gpu_clk, bimc_gpu_a_clk, QCOM_SMD_RPM_MEM_CLK, 2);
617 DEFINE_CLK_SMD_RPM(qcs404, qpic_clk, qpic_a_clk, QCOM_SMD_RPM_QPIC_CLK, 0);
618 DEFINE_CLK_SMD_RPM(qcs404, ce1_clk, ce1_a_clk, QCOM_SMD_RPM_CE_CLK, 0);
620 DEFINE_CLK_SMD_RPM_XO_BUFFER(qcs404, rf_clk1, rf_clk1_a, 4);
621 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(qcs404, rf_clk1_pin, rf_clk1_a_pin, 4);
623 DEFINE_CLK_SMD_RPM_XO_BUFFER(qcs404, ln_bb_clk, ln_bb_a_clk, 8);
624 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(qcs404, ln_bb_clk_pin, ln_bb_clk_a_pin, 8);
626 static struct clk_smd_rpm *qcs404_clks[] = {
627 [RPM_SMD_QDSS_CLK] = &qcs404_qdss_clk,
628 [RPM_SMD_QDSS_A_CLK] = &qcs404_qdss_a_clk,
629 [RPM_SMD_PNOC_CLK] = &qcs404_pnoc_clk,
630 [RPM_SMD_PNOC_A_CLK] = &qcs404_pnoc_a_clk,
631 [RPM_SMD_SNOC_CLK] = &qcs404_snoc_clk,
632 [RPM_SMD_SNOC_A_CLK] = &qcs404_snoc_a_clk,
633 [RPM_SMD_BIMC_CLK] = &qcs404_bimc_clk,
634 [RPM_SMD_BIMC_A_CLK] = &qcs404_bimc_a_clk,
635 [RPM_SMD_BIMC_GPU_CLK] = &qcs404_bimc_gpu_clk,
636 [RPM_SMD_BIMC_GPU_A_CLK] = &qcs404_bimc_gpu_a_clk,
637 [RPM_SMD_QPIC_CLK] = &qcs404_qpic_clk,
638 [RPM_SMD_QPIC_CLK_A] = &qcs404_qpic_a_clk,
639 [RPM_SMD_CE1_CLK] = &qcs404_ce1_clk,
640 [RPM_SMD_CE1_A_CLK] = &qcs404_ce1_a_clk,
641 [RPM_SMD_RF_CLK1] = &qcs404_rf_clk1,
642 [RPM_SMD_RF_CLK1_A] = &qcs404_rf_clk1_a,
643 [RPM_SMD_LN_BB_CLK] = &qcs404_ln_bb_clk,
644 [RPM_SMD_LN_BB_A_CLK] = &qcs404_ln_bb_a_clk,
647 static const struct rpm_smd_clk_desc rpm_clk_qcs404 = {
649 .num_clks = ARRAY_SIZE(qcs404_clks),
653 DEFINE_CLK_SMD_RPM(msm8998, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
654 DEFINE_CLK_SMD_RPM(msm8998, pcnoc_clk, pcnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
655 DEFINE_CLK_SMD_RPM(msm8998, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
656 DEFINE_CLK_SMD_RPM(msm8998, cnoc_clk, cnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 2);
657 DEFINE_CLK_SMD_RPM(msm8998, ce1_clk, ce1_a_clk, QCOM_SMD_RPM_CE_CLK, 0);
658 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8998, div_clk1, div_clk1_a, 0xb);
659 DEFINE_CLK_SMD_RPM(msm8998, ipa_clk, ipa_a_clk, QCOM_SMD_RPM_IPA_CLK, 0);
660 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8998, ln_bb_clk1, ln_bb_clk1_a, 1);
661 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8998, ln_bb_clk2, ln_bb_clk2_a, 2);
662 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, ln_bb_clk3_pin, ln_bb_clk3_a_pin,
664 DEFINE_CLK_SMD_RPM(msm8998, mmssnoc_axi_rpm_clk, mmssnoc_axi_rpm_a_clk,
665 QCOM_SMD_RPM_MMAXI_CLK, 0);
666 DEFINE_CLK_SMD_RPM(msm8998, aggre1_noc_clk, aggre1_noc_a_clk,
667 QCOM_SMD_RPM_AGGR_CLK, 1);
668 DEFINE_CLK_SMD_RPM(msm8998, aggre2_noc_clk, aggre2_noc_a_clk,
669 QCOM_SMD_RPM_AGGR_CLK, 2);
670 DEFINE_CLK_SMD_RPM_QDSS(msm8998, qdss_clk, qdss_a_clk,
671 QCOM_SMD_RPM_MISC_CLK, 1);
672 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8998, rf_clk1, rf_clk1_a, 4);
673 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, rf_clk2_pin, rf_clk2_a_pin, 5);
674 DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8998, rf_clk3, rf_clk3_a, 6);
675 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, rf_clk3_pin, rf_clk3_a_pin, 6);
676 static struct clk_smd_rpm *msm8998_clks[] = {
677 [RPM_SMD_BIMC_CLK] = &msm8998_bimc_clk,
678 [RPM_SMD_BIMC_A_CLK] = &msm8998_bimc_a_clk,
679 [RPM_SMD_PCNOC_CLK] = &msm8998_pcnoc_clk,
680 [RPM_SMD_PCNOC_A_CLK] = &msm8998_pcnoc_a_clk,
681 [RPM_SMD_SNOC_CLK] = &msm8998_snoc_clk,
682 [RPM_SMD_SNOC_A_CLK] = &msm8998_snoc_a_clk,
683 [RPM_SMD_CNOC_CLK] = &msm8998_cnoc_clk,
684 [RPM_SMD_CNOC_A_CLK] = &msm8998_cnoc_a_clk,
685 [RPM_SMD_CE1_CLK] = &msm8998_ce1_clk,
686 [RPM_SMD_CE1_A_CLK] = &msm8998_ce1_a_clk,
687 [RPM_SMD_DIV_CLK1] = &msm8998_div_clk1,
688 [RPM_SMD_DIV_A_CLK1] = &msm8998_div_clk1_a,
689 [RPM_SMD_IPA_CLK] = &msm8998_ipa_clk,
690 [RPM_SMD_IPA_A_CLK] = &msm8998_ipa_a_clk,
691 [RPM_SMD_LN_BB_CLK1] = &msm8998_ln_bb_clk1,
692 [RPM_SMD_LN_BB_CLK1_A] = &msm8998_ln_bb_clk1_a,
693 [RPM_SMD_LN_BB_CLK2] = &msm8998_ln_bb_clk2,
694 [RPM_SMD_LN_BB_CLK2_A] = &msm8998_ln_bb_clk2_a,
695 [RPM_SMD_LN_BB_CLK3_PIN] = &msm8998_ln_bb_clk3_pin,
696 [RPM_SMD_LN_BB_CLK3_A_PIN] = &msm8998_ln_bb_clk3_a_pin,
697 [RPM_SMD_MMAXI_CLK] = &msm8998_mmssnoc_axi_rpm_clk,
698 [RPM_SMD_MMAXI_A_CLK] = &msm8998_mmssnoc_axi_rpm_a_clk,
699 [RPM_SMD_AGGR1_NOC_CLK] = &msm8998_aggre1_noc_clk,
700 [RPM_SMD_AGGR1_NOC_A_CLK] = &msm8998_aggre1_noc_a_clk,
701 [RPM_SMD_AGGR2_NOC_CLK] = &msm8998_aggre2_noc_clk,
702 [RPM_SMD_AGGR2_NOC_A_CLK] = &msm8998_aggre2_noc_a_clk,
703 [RPM_SMD_QDSS_CLK] = &msm8998_qdss_clk,
704 [RPM_SMD_QDSS_A_CLK] = &msm8998_qdss_a_clk,
705 [RPM_SMD_RF_CLK1] = &msm8998_rf_clk1,
706 [RPM_SMD_RF_CLK1_A] = &msm8998_rf_clk1_a,
707 [RPM_SMD_RF_CLK2_PIN] = &msm8998_rf_clk2_pin,
708 [RPM_SMD_RF_CLK2_A_PIN] = &msm8998_rf_clk2_a_pin,
709 [RPM_SMD_RF_CLK3] = &msm8998_rf_clk3,
710 [RPM_SMD_RF_CLK3_A] = &msm8998_rf_clk3_a,
711 [RPM_SMD_RF_CLK3_PIN] = &msm8998_rf_clk3_pin,
712 [RPM_SMD_RF_CLK3_A_PIN] = &msm8998_rf_clk3_a_pin,
715 static const struct rpm_smd_clk_desc rpm_clk_msm8998 = {
716 .clks = msm8998_clks,
717 .num_clks = ARRAY_SIZE(msm8998_clks),
720 static const struct of_device_id rpm_smd_clk_match_table[] = {
721 { .compatible = "qcom,rpmcc-msm8916", .data = &rpm_clk_msm8916 },
722 { .compatible = "qcom,rpmcc-msm8974", .data = &rpm_clk_msm8974 },
723 { .compatible = "qcom,rpmcc-msm8996", .data = &rpm_clk_msm8996 },
724 { .compatible = "qcom,rpmcc-msm8998", .data = &rpm_clk_msm8998 },
725 { .compatible = "qcom,rpmcc-qcs404", .data = &rpm_clk_qcs404 },
728 MODULE_DEVICE_TABLE(of, rpm_smd_clk_match_table);
730 static struct clk_hw *qcom_smdrpm_clk_hw_get(struct of_phandle_args *clkspec,
733 struct rpm_cc *rcc = data;
734 unsigned int idx = clkspec->args[0];
736 if (idx >= rcc->num_clks) {
737 pr_err("%s: invalid index %u\n", __func__, idx);
738 return ERR_PTR(-EINVAL);
741 return rcc->clks[idx] ? &rcc->clks[idx]->hw : ERR_PTR(-ENOENT);
744 static int rpm_smd_clk_probe(struct platform_device *pdev)
749 struct qcom_smd_rpm *rpm;
750 struct clk_smd_rpm **rpm_smd_clks;
751 const struct rpm_smd_clk_desc *desc;
753 rpm = dev_get_drvdata(pdev->dev.parent);
755 dev_err(&pdev->dev, "Unable to retrieve handle to RPM\n");
759 desc = of_device_get_match_data(&pdev->dev);
763 rpm_smd_clks = desc->clks;
764 num_clks = desc->num_clks;
766 rcc = devm_kzalloc(&pdev->dev, sizeof(*rcc), GFP_KERNEL);
770 rcc->clks = rpm_smd_clks;
771 rcc->num_clks = num_clks;
773 for (i = 0; i < num_clks; i++) {
774 if (!rpm_smd_clks[i])
777 rpm_smd_clks[i]->rpm = rpm;
779 ret = clk_smd_rpm_handoff(rpm_smd_clks[i]);
784 ret = clk_smd_rpm_enable_scaling(rpm);
788 for (i = 0; i < num_clks; i++) {
789 if (!rpm_smd_clks[i])
792 ret = devm_clk_hw_register(&pdev->dev, &rpm_smd_clks[i]->hw);
797 ret = devm_of_clk_add_hw_provider(&pdev->dev, qcom_smdrpm_clk_hw_get,
804 dev_err(&pdev->dev, "Error registering SMD clock driver (%d)\n", ret);
808 static struct platform_driver rpm_smd_clk_driver = {
810 .name = "qcom-clk-smd-rpm",
811 .of_match_table = rpm_smd_clk_match_table,
813 .probe = rpm_smd_clk_probe,
816 static int __init rpm_smd_clk_init(void)
818 return platform_driver_register(&rpm_smd_clk_driver);
820 core_initcall(rpm_smd_clk_init);
822 static void __exit rpm_smd_clk_exit(void)
824 platform_driver_unregister(&rpm_smd_clk_driver);
826 module_exit(rpm_smd_clk_exit);
828 MODULE_DESCRIPTION("Qualcomm RPM over SMD Clock Controller Driver");
829 MODULE_LICENSE("GPL v2");
830 MODULE_ALIAS("platform:qcom-clk-smd-rpm");