]> asedeno.scripts.mit.edu Git - linux.git/blob - drivers/gpu/drm/nouveau/nouveau_drm.c
drm/nouveau: allow accelerated buffer moves even when gr isn't present
[linux.git] / drivers / gpu / drm / nouveau / nouveau_drm.c
1 /*
2  * Copyright 2012 Red Hat Inc.
3  *
4  * Permission is hereby granted, free of charge, to any person obtaining a
5  * copy of this software and associated documentation files (the "Software"),
6  * to deal in the Software without restriction, including without limitation
7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8  * and/or sell copies of the Software, and to permit persons to whom the
9  * Software is furnished to do so, subject to the following conditions:
10  *
11  * The above copyright notice and this permission notice shall be included in
12  * all copies or substantial portions of the Software.
13  *
14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20  * OTHER DEALINGS IN THE SOFTWARE.
21  *
22  * Authors: Ben Skeggs
23  */
24
25 #include <linux/console.h>
26 #include <linux/delay.h>
27 #include <linux/module.h>
28 #include <linux/pci.h>
29 #include <linux/pm_runtime.h>
30 #include <linux/vga_switcheroo.h>
31
32 #include <drm/drmP.h>
33 #include <drm/drm_crtc_helper.h>
34
35 #include <core/gpuobj.h>
36 #include <core/option.h>
37 #include <core/pci.h>
38 #include <core/tegra.h>
39
40 #include <nvif/driver.h>
41 #include <nvif/fifo.h>
42 #include <nvif/user.h>
43
44 #include <nvif/class.h>
45 #include <nvif/cl0002.h>
46 #include <nvif/cla06f.h>
47
48 #include "nouveau_drv.h"
49 #include "nouveau_dma.h"
50 #include "nouveau_ttm.h"
51 #include "nouveau_gem.h"
52 #include "nouveau_vga.h"
53 #include "nouveau_led.h"
54 #include "nouveau_hwmon.h"
55 #include "nouveau_acpi.h"
56 #include "nouveau_bios.h"
57 #include "nouveau_ioctl.h"
58 #include "nouveau_abi16.h"
59 #include "nouveau_fbcon.h"
60 #include "nouveau_fence.h"
61 #include "nouveau_debugfs.h"
62 #include "nouveau_usif.h"
63 #include "nouveau_connector.h"
64 #include "nouveau_platform.h"
65
66 MODULE_PARM_DESC(config, "option string to pass to driver core");
67 static char *nouveau_config;
68 module_param_named(config, nouveau_config, charp, 0400);
69
70 MODULE_PARM_DESC(debug, "debug string to pass to driver core");
71 static char *nouveau_debug;
72 module_param_named(debug, nouveau_debug, charp, 0400);
73
74 MODULE_PARM_DESC(noaccel, "disable kernel/abi16 acceleration");
75 static int nouveau_noaccel = 0;
76 module_param_named(noaccel, nouveau_noaccel, int, 0400);
77
78 MODULE_PARM_DESC(modeset, "enable driver (default: auto, "
79                           "0 = disabled, 1 = enabled, 2 = headless)");
80 int nouveau_modeset = -1;
81 module_param_named(modeset, nouveau_modeset, int, 0400);
82
83 MODULE_PARM_DESC(atomic, "Expose atomic ioctl (default: disabled)");
84 static int nouveau_atomic = 0;
85 module_param_named(atomic, nouveau_atomic, int, 0400);
86
87 MODULE_PARM_DESC(runpm, "disable (0), force enable (1), optimus only default (-1)");
88 static int nouveau_runtime_pm = -1;
89 module_param_named(runpm, nouveau_runtime_pm, int, 0400);
90
91 static struct drm_driver driver_stub;
92 static struct drm_driver driver_pci;
93 static struct drm_driver driver_platform;
94
95 static u64
96 nouveau_pci_name(struct pci_dev *pdev)
97 {
98         u64 name = (u64)pci_domain_nr(pdev->bus) << 32;
99         name |= pdev->bus->number << 16;
100         name |= PCI_SLOT(pdev->devfn) << 8;
101         return name | PCI_FUNC(pdev->devfn);
102 }
103
104 static u64
105 nouveau_platform_name(struct platform_device *platformdev)
106 {
107         return platformdev->id;
108 }
109
110 static u64
111 nouveau_name(struct drm_device *dev)
112 {
113         if (dev->pdev)
114                 return nouveau_pci_name(dev->pdev);
115         else
116                 return nouveau_platform_name(to_platform_device(dev->dev));
117 }
118
119 static inline bool
120 nouveau_cli_work_ready(struct dma_fence *fence)
121 {
122         if (!dma_fence_is_signaled(fence))
123                 return false;
124         dma_fence_put(fence);
125         return true;
126 }
127
128 static void
129 nouveau_cli_work(struct work_struct *w)
130 {
131         struct nouveau_cli *cli = container_of(w, typeof(*cli), work);
132         struct nouveau_cli_work *work, *wtmp;
133         mutex_lock(&cli->lock);
134         list_for_each_entry_safe(work, wtmp, &cli->worker, head) {
135                 if (!work->fence || nouveau_cli_work_ready(work->fence)) {
136                         list_del(&work->head);
137                         work->func(work);
138                 }
139         }
140         mutex_unlock(&cli->lock);
141 }
142
143 static void
144 nouveau_cli_work_fence(struct dma_fence *fence, struct dma_fence_cb *cb)
145 {
146         struct nouveau_cli_work *work = container_of(cb, typeof(*work), cb);
147         schedule_work(&work->cli->work);
148 }
149
150 void
151 nouveau_cli_work_queue(struct nouveau_cli *cli, struct dma_fence *fence,
152                        struct nouveau_cli_work *work)
153 {
154         work->fence = dma_fence_get(fence);
155         work->cli = cli;
156         mutex_lock(&cli->lock);
157         list_add_tail(&work->head, &cli->worker);
158         if (dma_fence_add_callback(fence, &work->cb, nouveau_cli_work_fence))
159                 nouveau_cli_work_fence(fence, &work->cb);
160         mutex_unlock(&cli->lock);
161 }
162
163 static void
164 nouveau_cli_fini(struct nouveau_cli *cli)
165 {
166         /* All our channels are dead now, which means all the fences they
167          * own are signalled, and all callback functions have been called.
168          *
169          * So, after flushing the workqueue, there should be nothing left.
170          */
171         flush_work(&cli->work);
172         WARN_ON(!list_empty(&cli->worker));
173
174         usif_client_fini(cli);
175         nouveau_vmm_fini(&cli->vmm);
176         nvif_mmu_fini(&cli->mmu);
177         nvif_device_fini(&cli->device);
178         mutex_lock(&cli->drm->master.lock);
179         nvif_client_fini(&cli->base);
180         mutex_unlock(&cli->drm->master.lock);
181 }
182
183 static int
184 nouveau_cli_init(struct nouveau_drm *drm, const char *sname,
185                  struct nouveau_cli *cli)
186 {
187         static const struct nvif_mclass
188         mems[] = {
189                 { NVIF_CLASS_MEM_GF100, -1 },
190                 { NVIF_CLASS_MEM_NV50 , -1 },
191                 { NVIF_CLASS_MEM_NV04 , -1 },
192                 {}
193         };
194         static const struct nvif_mclass
195         mmus[] = {
196                 { NVIF_CLASS_MMU_GF100, -1 },
197                 { NVIF_CLASS_MMU_NV50 , -1 },
198                 { NVIF_CLASS_MMU_NV04 , -1 },
199                 {}
200         };
201         static const struct nvif_mclass
202         vmms[] = {
203                 { NVIF_CLASS_VMM_GP100, -1 },
204                 { NVIF_CLASS_VMM_GM200, -1 },
205                 { NVIF_CLASS_VMM_GF100, -1 },
206                 { NVIF_CLASS_VMM_NV50 , -1 },
207                 { NVIF_CLASS_VMM_NV04 , -1 },
208                 {}
209         };
210         u64 device = nouveau_name(drm->dev);
211         int ret;
212
213         snprintf(cli->name, sizeof(cli->name), "%s", sname);
214         cli->drm = drm;
215         mutex_init(&cli->mutex);
216         usif_client_init(cli);
217
218         INIT_WORK(&cli->work, nouveau_cli_work);
219         INIT_LIST_HEAD(&cli->worker);
220         mutex_init(&cli->lock);
221
222         if (cli == &drm->master) {
223                 ret = nvif_driver_init(NULL, nouveau_config, nouveau_debug,
224                                        cli->name, device, &cli->base);
225         } else {
226                 mutex_lock(&drm->master.lock);
227                 ret = nvif_client_init(&drm->master.base, cli->name, device,
228                                        &cli->base);
229                 mutex_unlock(&drm->master.lock);
230         }
231         if (ret) {
232                 NV_PRINTK(err, cli, "Client allocation failed: %d\n", ret);
233                 goto done;
234         }
235
236         ret = nvif_device_init(&cli->base.object, 0, NV_DEVICE,
237                                &(struct nv_device_v0) {
238                                         .device = ~0,
239                                }, sizeof(struct nv_device_v0),
240                                &cli->device);
241         if (ret) {
242                 NV_PRINTK(err, cli, "Device allocation failed: %d\n", ret);
243                 goto done;
244         }
245
246         ret = nvif_mclass(&cli->device.object, mmus);
247         if (ret < 0) {
248                 NV_PRINTK(err, cli, "No supported MMU class\n");
249                 goto done;
250         }
251
252         ret = nvif_mmu_init(&cli->device.object, mmus[ret].oclass, &cli->mmu);
253         if (ret) {
254                 NV_PRINTK(err, cli, "MMU allocation failed: %d\n", ret);
255                 goto done;
256         }
257
258         ret = nvif_mclass(&cli->mmu.object, vmms);
259         if (ret < 0) {
260                 NV_PRINTK(err, cli, "No supported VMM class\n");
261                 goto done;
262         }
263
264         ret = nouveau_vmm_init(cli, vmms[ret].oclass, &cli->vmm);
265         if (ret) {
266                 NV_PRINTK(err, cli, "VMM allocation failed: %d\n", ret);
267                 goto done;
268         }
269
270         ret = nvif_mclass(&cli->mmu.object, mems);
271         if (ret < 0) {
272                 NV_PRINTK(err, cli, "No supported MEM class\n");
273                 goto done;
274         }
275
276         cli->mem = &mems[ret];
277         return 0;
278 done:
279         if (ret)
280                 nouveau_cli_fini(cli);
281         return ret;
282 }
283
284 static void
285 nouveau_accel_ce_fini(struct nouveau_drm *drm)
286 {
287         nouveau_channel_idle(drm->cechan);
288         nvif_object_fini(&drm->ttm.copy);
289         nouveau_channel_del(&drm->cechan);
290 }
291
292 static void
293 nouveau_accel_ce_init(struct nouveau_drm *drm)
294 {
295         struct nvif_device *device = &drm->client.device;
296         int ret = 0;
297
298         /* Allocate channel that has access to a (preferably async) copy
299          * engine, to use for TTM buffer moves.
300          */
301         if (device->info.family >= NV_DEVICE_INFO_V0_KEPLER) {
302                 ret = nouveau_channel_new(drm, device,
303                                           nvif_fifo_runlist_ce(device), 0,
304                                           true, &drm->cechan);
305         } else
306         if (device->info.chipset >= 0xa3 &&
307             device->info.chipset != 0xaa &&
308             device->info.chipset != 0xac) {
309                 /* Prior to Kepler, there's only a single runlist, so all
310                  * engines can be accessed from any channel.
311                  *
312                  * We still want to use a separate channel though.
313                  */
314                 ret = nouveau_channel_new(drm, device, NvDmaFB, NvDmaTT, false,
315                                           &drm->cechan);
316         }
317
318         if (ret)
319                 NV_ERROR(drm, "failed to create ce channel, %d\n", ret);
320 }
321
322 static void
323 nouveau_accel_gr_fini(struct nouveau_drm *drm)
324 {
325         nouveau_channel_idle(drm->channel);
326         nvif_object_fini(&drm->ntfy);
327         nvkm_gpuobj_del(&drm->notify);
328         nvif_object_fini(&drm->nvsw);
329         nouveau_channel_del(&drm->channel);
330 }
331
332 static void
333 nouveau_accel_gr_init(struct nouveau_drm *drm)
334 {
335         struct nvif_device *device = &drm->client.device;
336         u32 arg0, arg1;
337         int ret;
338
339         /* Allocate channel that has access to the graphics engine. */
340         if (device->info.family >= NV_DEVICE_INFO_V0_KEPLER) {
341                 arg0 = nvif_fifo_runlist(device, NV_DEVICE_INFO_ENGINE_GR);
342                 arg1 = 1;
343         } else {
344                 arg0 = NvDmaFB;
345                 arg1 = NvDmaTT;
346         }
347
348         ret = nouveau_channel_new(drm, device, arg0, arg1, false,
349                                   &drm->channel);
350         if (ret) {
351                 NV_ERROR(drm, "failed to create kernel channel, %d\n", ret);
352                 nouveau_accel_gr_fini(drm);
353                 return;
354         }
355
356         /* A SW class is used on pre-NV50 HW to assist with handling the
357          * synchronisation of page flips, as well as to implement fences
358          * on TNT/TNT2 HW that lacks any kind of support in host.
359          */
360         if (device->info.family < NV_DEVICE_INFO_V0_TESLA) {
361                 ret = nvif_object_init(&drm->channel->user, NVDRM_NVSW,
362                                        nouveau_abi16_swclass(drm), NULL, 0,
363                                        &drm->nvsw);
364                 if (ret == 0) {
365                         ret = RING_SPACE(drm->channel, 2);
366                         if (ret == 0) {
367                                 BEGIN_NV04(drm->channel, NvSubSw, 0, 1);
368                                 OUT_RING  (drm->channel, drm->nvsw.handle);
369                         }
370                 }
371
372                 if (ret) {
373                         NV_ERROR(drm, "failed to allocate sw class, %d\n", ret);
374                         nouveau_accel_gr_fini(drm);
375                         return;
376                 }
377         }
378
379         /* NvMemoryToMemoryFormat requires a notifier ctxdma for some reason,
380          * even if notification is never requested, so, allocate a ctxdma on
381          * any GPU where it's possible we'll end up using M2MF for BO moves.
382          */
383         if (device->info.family < NV_DEVICE_INFO_V0_FERMI) {
384                 ret = nvkm_gpuobj_new(nvxx_device(device), 32, 0, false, NULL,
385                                       &drm->notify);
386                 if (ret) {
387                         NV_ERROR(drm, "failed to allocate notifier, %d\n", ret);
388                         nouveau_accel_gr_fini(drm);
389                         return;
390                 }
391
392                 ret = nvif_object_init(&drm->channel->user, NvNotify0,
393                                        NV_DMA_IN_MEMORY,
394                                        &(struct nv_dma_v0) {
395                                                 .target = NV_DMA_V0_TARGET_VRAM,
396                                                 .access = NV_DMA_V0_ACCESS_RDWR,
397                                                 .start = drm->notify->addr,
398                                                 .limit = drm->notify->addr + 31
399                                        }, sizeof(struct nv_dma_v0),
400                                        &drm->ntfy);
401                 if (ret) {
402                         nouveau_accel_gr_fini(drm);
403                         return;
404                 }
405         }
406 }
407
408 static void
409 nouveau_accel_fini(struct nouveau_drm *drm)
410 {
411         nouveau_accel_ce_fini(drm);
412         nouveau_accel_gr_fini(drm);
413         if (drm->fence)
414                 nouveau_fence(drm)->dtor(drm);
415 }
416
417 static void
418 nouveau_accel_init(struct nouveau_drm *drm)
419 {
420         struct nvif_device *device = &drm->client.device;
421         struct nvif_sclass *sclass;
422         int ret, i, n;
423
424         if (nouveau_noaccel)
425                 return;
426
427         /* Initialise global support for channels, and synchronisation. */
428         ret = nouveau_channels_init(drm);
429         if (ret)
430                 return;
431
432         /*XXX: this is crap, but the fence/channel stuff is a little
433          *     backwards in some places.  this will be fixed.
434          */
435         ret = n = nvif_object_sclass_get(&device->object, &sclass);
436         if (ret < 0)
437                 return;
438
439         for (ret = -ENOSYS, i = 0; i < n; i++) {
440                 switch (sclass[i].oclass) {
441                 case NV03_CHANNEL_DMA:
442                         ret = nv04_fence_create(drm);
443                         break;
444                 case NV10_CHANNEL_DMA:
445                         ret = nv10_fence_create(drm);
446                         break;
447                 case NV17_CHANNEL_DMA:
448                 case NV40_CHANNEL_DMA:
449                         ret = nv17_fence_create(drm);
450                         break;
451                 case NV50_CHANNEL_GPFIFO:
452                         ret = nv50_fence_create(drm);
453                         break;
454                 case G82_CHANNEL_GPFIFO:
455                         ret = nv84_fence_create(drm);
456                         break;
457                 case FERMI_CHANNEL_GPFIFO:
458                 case KEPLER_CHANNEL_GPFIFO_A:
459                 case KEPLER_CHANNEL_GPFIFO_B:
460                 case MAXWELL_CHANNEL_GPFIFO_A:
461                 case PASCAL_CHANNEL_GPFIFO_A:
462                 case VOLTA_CHANNEL_GPFIFO_A:
463                 case TURING_CHANNEL_GPFIFO_A:
464                         ret = nvc0_fence_create(drm);
465                         break;
466                 default:
467                         break;
468                 }
469         }
470
471         nvif_object_sclass_put(&sclass);
472         if (ret) {
473                 NV_ERROR(drm, "failed to initialise sync subsystem, %d\n", ret);
474                 nouveau_accel_fini(drm);
475                 return;
476         }
477
478         /* Volta requires access to a doorbell register for kickoff. */
479         if (drm->client.device.info.family >= NV_DEVICE_INFO_V0_VOLTA) {
480                 ret = nvif_user_init(device);
481                 if (ret)
482                         return;
483         }
484
485         /* Allocate channels we need to support various functions. */
486         nouveau_accel_gr_init(drm);
487         nouveau_accel_ce_init(drm);
488
489         /* Initialise accelerated TTM buffer moves. */
490         nouveau_bo_move_init(drm);
491 }
492
493 static int
494 nouveau_drm_device_init(struct drm_device *dev)
495 {
496         struct nouveau_drm *drm;
497         int ret;
498
499         if (!(drm = kzalloc(sizeof(*drm), GFP_KERNEL)))
500                 return -ENOMEM;
501         dev->dev_private = drm;
502         drm->dev = dev;
503
504         ret = nouveau_cli_init(drm, "DRM-master", &drm->master);
505         if (ret)
506                 goto fail_alloc;
507
508         ret = nouveau_cli_init(drm, "DRM", &drm->client);
509         if (ret)
510                 goto fail_master;
511
512         dev->irq_enabled = true;
513
514         nvxx_client(&drm->client.base)->debug =
515                 nvkm_dbgopt(nouveau_debug, "DRM");
516
517         INIT_LIST_HEAD(&drm->clients);
518         spin_lock_init(&drm->tile.lock);
519
520         /* workaround an odd issue on nvc1 by disabling the device's
521          * nosnoop capability.  hopefully won't cause issues until a
522          * better fix is found - assuming there is one...
523          */
524         if (drm->client.device.info.chipset == 0xc1)
525                 nvif_mask(&drm->client.device.object, 0x00088080, 0x00000800, 0x00000000);
526
527         nouveau_vga_init(drm);
528
529         ret = nouveau_ttm_init(drm);
530         if (ret)
531                 goto fail_ttm;
532
533         ret = nouveau_bios_init(dev);
534         if (ret)
535                 goto fail_bios;
536
537         nouveau_accel_init(drm);
538
539         ret = nouveau_display_create(dev);
540         if (ret)
541                 goto fail_dispctor;
542
543         if (dev->mode_config.num_crtc) {
544                 ret = nouveau_display_init(dev, false, false);
545                 if (ret)
546                         goto fail_dispinit;
547         }
548
549         nouveau_debugfs_init(drm);
550         nouveau_hwmon_init(dev);
551         nouveau_fbcon_init(dev);
552         nouveau_led_init(dev);
553
554         if (nouveau_pmops_runtime()) {
555                 pm_runtime_use_autosuspend(dev->dev);
556                 pm_runtime_set_autosuspend_delay(dev->dev, 5000);
557                 pm_runtime_set_active(dev->dev);
558                 pm_runtime_allow(dev->dev);
559                 pm_runtime_mark_last_busy(dev->dev);
560                 pm_runtime_put(dev->dev);
561         }
562
563         return 0;
564
565 fail_dispinit:
566         nouveau_display_destroy(dev);
567 fail_dispctor:
568         nouveau_accel_fini(drm);
569         nouveau_bios_takedown(dev);
570 fail_bios:
571         nouveau_ttm_fini(drm);
572 fail_ttm:
573         nouveau_vga_fini(drm);
574         nouveau_cli_fini(&drm->client);
575 fail_master:
576         nouveau_cli_fini(&drm->master);
577 fail_alloc:
578         kfree(drm);
579         return ret;
580 }
581
582 static void
583 nouveau_drm_device_fini(struct drm_device *dev)
584 {
585         struct nouveau_drm *drm = nouveau_drm(dev);
586
587         if (nouveau_pmops_runtime()) {
588                 pm_runtime_get_sync(dev->dev);
589                 pm_runtime_forbid(dev->dev);
590         }
591
592         nouveau_led_fini(dev);
593         nouveau_fbcon_fini(dev);
594         nouveau_hwmon_fini(dev);
595         nouveau_debugfs_fini(drm);
596
597         if (dev->mode_config.num_crtc)
598                 nouveau_display_fini(dev, false, false);
599         nouveau_display_destroy(dev);
600
601         nouveau_accel_fini(drm);
602         nouveau_bios_takedown(dev);
603
604         nouveau_ttm_fini(drm);
605         nouveau_vga_fini(drm);
606
607         nouveau_cli_fini(&drm->client);
608         nouveau_cli_fini(&drm->master);
609         kfree(drm);
610 }
611
612 static int nouveau_drm_probe(struct pci_dev *pdev,
613                              const struct pci_device_id *pent)
614 {
615         struct nvkm_device *device;
616         struct drm_device *drm_dev;
617         struct apertures_struct *aper;
618         bool boot = false;
619         int ret;
620
621         if (vga_switcheroo_client_probe_defer(pdev))
622                 return -EPROBE_DEFER;
623
624         /* We need to check that the chipset is supported before booting
625          * fbdev off the hardware, as there's no way to put it back.
626          */
627         ret = nvkm_device_pci_new(pdev, NULL, "error", true, false, 0, &device);
628         if (ret)
629                 return ret;
630
631         nvkm_device_del(&device);
632
633         /* Remove conflicting drivers (vesafb, efifb etc). */
634         aper = alloc_apertures(3);
635         if (!aper)
636                 return -ENOMEM;
637
638         aper->ranges[0].base = pci_resource_start(pdev, 1);
639         aper->ranges[0].size = pci_resource_len(pdev, 1);
640         aper->count = 1;
641
642         if (pci_resource_len(pdev, 2)) {
643                 aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
644                 aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
645                 aper->count++;
646         }
647
648         if (pci_resource_len(pdev, 3)) {
649                 aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
650                 aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
651                 aper->count++;
652         }
653
654 #ifdef CONFIG_X86
655         boot = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
656 #endif
657         if (nouveau_modeset != 2)
658                 drm_fb_helper_remove_conflicting_framebuffers(aper, "nouveaufb", boot);
659         kfree(aper);
660
661         ret = nvkm_device_pci_new(pdev, nouveau_config, nouveau_debug,
662                                   true, true, ~0ULL, &device);
663         if (ret)
664                 return ret;
665
666         pci_set_master(pdev);
667
668         if (nouveau_atomic)
669                 driver_pci.driver_features |= DRIVER_ATOMIC;
670
671         drm_dev = drm_dev_alloc(&driver_pci, &pdev->dev);
672         if (IS_ERR(drm_dev)) {
673                 ret = PTR_ERR(drm_dev);
674                 goto fail_nvkm;
675         }
676
677         ret = pci_enable_device(pdev);
678         if (ret)
679                 goto fail_drm;
680
681         drm_dev->pdev = pdev;
682         pci_set_drvdata(pdev, drm_dev);
683
684         ret = nouveau_drm_device_init(drm_dev);
685         if (ret)
686                 goto fail_pci;
687
688         ret = drm_dev_register(drm_dev, pent->driver_data);
689         if (ret)
690                 goto fail_drm_dev_init;
691
692         return 0;
693
694 fail_drm_dev_init:
695         nouveau_drm_device_fini(drm_dev);
696 fail_pci:
697         pci_disable_device(pdev);
698 fail_drm:
699         drm_dev_put(drm_dev);
700 fail_nvkm:
701         nvkm_device_del(&device);
702         return ret;
703 }
704
705 void
706 nouveau_drm_device_remove(struct drm_device *dev)
707 {
708         struct pci_dev *pdev = dev->pdev;
709         struct nouveau_drm *drm = nouveau_drm(dev);
710         struct nvkm_client *client;
711         struct nvkm_device *device;
712
713         drm_dev_unregister(dev);
714
715         dev->irq_enabled = false;
716         client = nvxx_client(&drm->client.base);
717         device = nvkm_device_find(client->device);
718
719         nouveau_drm_device_fini(dev);
720         pci_disable_device(pdev);
721         drm_dev_put(dev);
722         nvkm_device_del(&device);
723 }
724
725 static void
726 nouveau_drm_remove(struct pci_dev *pdev)
727 {
728         struct drm_device *dev = pci_get_drvdata(pdev);
729
730         nouveau_drm_device_remove(dev);
731 }
732
733 static int
734 nouveau_do_suspend(struct drm_device *dev, bool runtime)
735 {
736         struct nouveau_drm *drm = nouveau_drm(dev);
737         int ret;
738
739         nouveau_led_suspend(dev);
740
741         if (dev->mode_config.num_crtc) {
742                 NV_DEBUG(drm, "suspending console...\n");
743                 nouveau_fbcon_set_suspend(dev, 1);
744                 NV_DEBUG(drm, "suspending display...\n");
745                 ret = nouveau_display_suspend(dev, runtime);
746                 if (ret)
747                         return ret;
748         }
749
750         NV_DEBUG(drm, "evicting buffers...\n");
751         ttm_bo_evict_mm(&drm->ttm.bdev, TTM_PL_VRAM);
752
753         NV_DEBUG(drm, "waiting for kernel channels to go idle...\n");
754         if (drm->cechan) {
755                 ret = nouveau_channel_idle(drm->cechan);
756                 if (ret)
757                         goto fail_display;
758         }
759
760         if (drm->channel) {
761                 ret = nouveau_channel_idle(drm->channel);
762                 if (ret)
763                         goto fail_display;
764         }
765
766         NV_DEBUG(drm, "suspending fence...\n");
767         if (drm->fence && nouveau_fence(drm)->suspend) {
768                 if (!nouveau_fence(drm)->suspend(drm)) {
769                         ret = -ENOMEM;
770                         goto fail_display;
771                 }
772         }
773
774         NV_DEBUG(drm, "suspending object tree...\n");
775         ret = nvif_client_suspend(&drm->master.base);
776         if (ret)
777                 goto fail_client;
778
779         return 0;
780
781 fail_client:
782         if (drm->fence && nouveau_fence(drm)->resume)
783                 nouveau_fence(drm)->resume(drm);
784
785 fail_display:
786         if (dev->mode_config.num_crtc) {
787                 NV_DEBUG(drm, "resuming display...\n");
788                 nouveau_display_resume(dev, runtime);
789         }
790         return ret;
791 }
792
793 static int
794 nouveau_do_resume(struct drm_device *dev, bool runtime)
795 {
796         struct nouveau_drm *drm = nouveau_drm(dev);
797
798         NV_DEBUG(drm, "resuming object tree...\n");
799         nvif_client_resume(&drm->master.base);
800
801         NV_DEBUG(drm, "resuming fence...\n");
802         if (drm->fence && nouveau_fence(drm)->resume)
803                 nouveau_fence(drm)->resume(drm);
804
805         nouveau_run_vbios_init(dev);
806
807         if (dev->mode_config.num_crtc) {
808                 NV_DEBUG(drm, "resuming display...\n");
809                 nouveau_display_resume(dev, runtime);
810                 NV_DEBUG(drm, "resuming console...\n");
811                 nouveau_fbcon_set_suspend(dev, 0);
812         }
813
814         nouveau_led_resume(dev);
815
816         return 0;
817 }
818
819 int
820 nouveau_pmops_suspend(struct device *dev)
821 {
822         struct pci_dev *pdev = to_pci_dev(dev);
823         struct drm_device *drm_dev = pci_get_drvdata(pdev);
824         int ret;
825
826         if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF ||
827             drm_dev->switch_power_state == DRM_SWITCH_POWER_DYNAMIC_OFF)
828                 return 0;
829
830         ret = nouveau_do_suspend(drm_dev, false);
831         if (ret)
832                 return ret;
833
834         pci_save_state(pdev);
835         pci_disable_device(pdev);
836         pci_set_power_state(pdev, PCI_D3hot);
837         udelay(200);
838         return 0;
839 }
840
841 int
842 nouveau_pmops_resume(struct device *dev)
843 {
844         struct pci_dev *pdev = to_pci_dev(dev);
845         struct drm_device *drm_dev = pci_get_drvdata(pdev);
846         int ret;
847
848         if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF ||
849             drm_dev->switch_power_state == DRM_SWITCH_POWER_DYNAMIC_OFF)
850                 return 0;
851
852         pci_set_power_state(pdev, PCI_D0);
853         pci_restore_state(pdev);
854         ret = pci_enable_device(pdev);
855         if (ret)
856                 return ret;
857         pci_set_master(pdev);
858
859         ret = nouveau_do_resume(drm_dev, false);
860
861         /* Monitors may have been connected / disconnected during suspend */
862         schedule_work(&nouveau_drm(drm_dev)->hpd_work);
863
864         return ret;
865 }
866
867 static int
868 nouveau_pmops_freeze(struct device *dev)
869 {
870         struct pci_dev *pdev = to_pci_dev(dev);
871         struct drm_device *drm_dev = pci_get_drvdata(pdev);
872         return nouveau_do_suspend(drm_dev, false);
873 }
874
875 static int
876 nouveau_pmops_thaw(struct device *dev)
877 {
878         struct pci_dev *pdev = to_pci_dev(dev);
879         struct drm_device *drm_dev = pci_get_drvdata(pdev);
880         return nouveau_do_resume(drm_dev, false);
881 }
882
883 bool
884 nouveau_pmops_runtime(void)
885 {
886         if (nouveau_runtime_pm == -1)
887                 return nouveau_is_optimus() || nouveau_is_v1_dsm();
888         return nouveau_runtime_pm == 1;
889 }
890
891 static int
892 nouveau_pmops_runtime_suspend(struct device *dev)
893 {
894         struct pci_dev *pdev = to_pci_dev(dev);
895         struct drm_device *drm_dev = pci_get_drvdata(pdev);
896         int ret;
897
898         if (!nouveau_pmops_runtime()) {
899                 pm_runtime_forbid(dev);
900                 return -EBUSY;
901         }
902
903         nouveau_switcheroo_optimus_dsm();
904         ret = nouveau_do_suspend(drm_dev, true);
905         pci_save_state(pdev);
906         pci_disable_device(pdev);
907         pci_ignore_hotplug(pdev);
908         pci_set_power_state(pdev, PCI_D3cold);
909         drm_dev->switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF;
910         return ret;
911 }
912
913 static int
914 nouveau_pmops_runtime_resume(struct device *dev)
915 {
916         struct pci_dev *pdev = to_pci_dev(dev);
917         struct drm_device *drm_dev = pci_get_drvdata(pdev);
918         struct nvif_device *device = &nouveau_drm(drm_dev)->client.device;
919         int ret;
920
921         if (!nouveau_pmops_runtime()) {
922                 pm_runtime_forbid(dev);
923                 return -EBUSY;
924         }
925
926         pci_set_power_state(pdev, PCI_D0);
927         pci_restore_state(pdev);
928         ret = pci_enable_device(pdev);
929         if (ret)
930                 return ret;
931         pci_set_master(pdev);
932
933         ret = nouveau_do_resume(drm_dev, true);
934
935         /* do magic */
936         nvif_mask(&device->object, 0x088488, (1 << 25), (1 << 25));
937         drm_dev->switch_power_state = DRM_SWITCH_POWER_ON;
938
939         /* Monitors may have been connected / disconnected during suspend */
940         schedule_work(&nouveau_drm(drm_dev)->hpd_work);
941
942         return ret;
943 }
944
945 static int
946 nouveau_pmops_runtime_idle(struct device *dev)
947 {
948         if (!nouveau_pmops_runtime()) {
949                 pm_runtime_forbid(dev);
950                 return -EBUSY;
951         }
952
953         pm_runtime_mark_last_busy(dev);
954         pm_runtime_autosuspend(dev);
955         /* we don't want the main rpm_idle to call suspend - we want to autosuspend */
956         return 1;
957 }
958
959 static int
960 nouveau_drm_open(struct drm_device *dev, struct drm_file *fpriv)
961 {
962         struct nouveau_drm *drm = nouveau_drm(dev);
963         struct nouveau_cli *cli;
964         char name[32], tmpname[TASK_COMM_LEN];
965         int ret;
966
967         /* need to bring up power immediately if opening device */
968         ret = pm_runtime_get_sync(dev->dev);
969         if (ret < 0 && ret != -EACCES)
970                 return ret;
971
972         get_task_comm(tmpname, current);
973         snprintf(name, sizeof(name), "%s[%d]", tmpname, pid_nr(fpriv->pid));
974
975         if (!(cli = kzalloc(sizeof(*cli), GFP_KERNEL))) {
976                 ret = -ENOMEM;
977                 goto done;
978         }
979
980         ret = nouveau_cli_init(drm, name, cli);
981         if (ret)
982                 goto done;
983
984         cli->base.super = false;
985
986         fpriv->driver_priv = cli;
987
988         mutex_lock(&drm->client.mutex);
989         list_add(&cli->head, &drm->clients);
990         mutex_unlock(&drm->client.mutex);
991
992 done:
993         if (ret && cli) {
994                 nouveau_cli_fini(cli);
995                 kfree(cli);
996         }
997
998         pm_runtime_mark_last_busy(dev->dev);
999         pm_runtime_put_autosuspend(dev->dev);
1000         return ret;
1001 }
1002
1003 static void
1004 nouveau_drm_postclose(struct drm_device *dev, struct drm_file *fpriv)
1005 {
1006         struct nouveau_cli *cli = nouveau_cli(fpriv);
1007         struct nouveau_drm *drm = nouveau_drm(dev);
1008
1009         pm_runtime_get_sync(dev->dev);
1010
1011         mutex_lock(&cli->mutex);
1012         if (cli->abi16)
1013                 nouveau_abi16_fini(cli->abi16);
1014         mutex_unlock(&cli->mutex);
1015
1016         mutex_lock(&drm->client.mutex);
1017         list_del(&cli->head);
1018         mutex_unlock(&drm->client.mutex);
1019
1020         nouveau_cli_fini(cli);
1021         kfree(cli);
1022         pm_runtime_mark_last_busy(dev->dev);
1023         pm_runtime_put_autosuspend(dev->dev);
1024 }
1025
1026 static const struct drm_ioctl_desc
1027 nouveau_ioctls[] = {
1028         DRM_IOCTL_DEF_DRV(NOUVEAU_GETPARAM, nouveau_abi16_ioctl_getparam, DRM_AUTH|DRM_RENDER_ALLOW),
1029         DRM_IOCTL_DEF_DRV(NOUVEAU_SETPARAM, nouveau_abi16_ioctl_setparam, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1030         DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_ALLOC, nouveau_abi16_ioctl_channel_alloc, DRM_AUTH|DRM_RENDER_ALLOW),
1031         DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_FREE, nouveau_abi16_ioctl_channel_free, DRM_AUTH|DRM_RENDER_ALLOW),
1032         DRM_IOCTL_DEF_DRV(NOUVEAU_GROBJ_ALLOC, nouveau_abi16_ioctl_grobj_alloc, DRM_AUTH|DRM_RENDER_ALLOW),
1033         DRM_IOCTL_DEF_DRV(NOUVEAU_NOTIFIEROBJ_ALLOC, nouveau_abi16_ioctl_notifierobj_alloc, DRM_AUTH|DRM_RENDER_ALLOW),
1034         DRM_IOCTL_DEF_DRV(NOUVEAU_GPUOBJ_FREE, nouveau_abi16_ioctl_gpuobj_free, DRM_AUTH|DRM_RENDER_ALLOW),
1035         DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_NEW, nouveau_gem_ioctl_new, DRM_AUTH|DRM_RENDER_ALLOW),
1036         DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_PUSHBUF, nouveau_gem_ioctl_pushbuf, DRM_AUTH|DRM_RENDER_ALLOW),
1037         DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_PREP, nouveau_gem_ioctl_cpu_prep, DRM_AUTH|DRM_RENDER_ALLOW),
1038         DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_FINI, nouveau_gem_ioctl_cpu_fini, DRM_AUTH|DRM_RENDER_ALLOW),
1039         DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_INFO, nouveau_gem_ioctl_info, DRM_AUTH|DRM_RENDER_ALLOW),
1040 };
1041
1042 long
1043 nouveau_drm_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
1044 {
1045         struct drm_file *filp = file->private_data;
1046         struct drm_device *dev = filp->minor->dev;
1047         long ret;
1048
1049         ret = pm_runtime_get_sync(dev->dev);
1050         if (ret < 0 && ret != -EACCES)
1051                 return ret;
1052
1053         switch (_IOC_NR(cmd) - DRM_COMMAND_BASE) {
1054         case DRM_NOUVEAU_NVIF:
1055                 ret = usif_ioctl(filp, (void __user *)arg, _IOC_SIZE(cmd));
1056                 break;
1057         default:
1058                 ret = drm_ioctl(file, cmd, arg);
1059                 break;
1060         }
1061
1062         pm_runtime_mark_last_busy(dev->dev);
1063         pm_runtime_put_autosuspend(dev->dev);
1064         return ret;
1065 }
1066
1067 static const struct file_operations
1068 nouveau_driver_fops = {
1069         .owner = THIS_MODULE,
1070         .open = drm_open,
1071         .release = drm_release,
1072         .unlocked_ioctl = nouveau_drm_ioctl,
1073         .mmap = nouveau_ttm_mmap,
1074         .poll = drm_poll,
1075         .read = drm_read,
1076 #if defined(CONFIG_COMPAT)
1077         .compat_ioctl = nouveau_compat_ioctl,
1078 #endif
1079         .llseek = noop_llseek,
1080 };
1081
1082 static struct drm_driver
1083 driver_stub = {
1084         .driver_features =
1085                 DRIVER_GEM | DRIVER_MODESET | DRIVER_PRIME | DRIVER_RENDER |
1086                 DRIVER_KMS_LEGACY_CONTEXT,
1087
1088         .open = nouveau_drm_open,
1089         .postclose = nouveau_drm_postclose,
1090         .lastclose = nouveau_vga_lastclose,
1091
1092 #if defined(CONFIG_DEBUG_FS)
1093         .debugfs_init = nouveau_drm_debugfs_init,
1094 #endif
1095
1096         .enable_vblank = nouveau_display_vblank_enable,
1097         .disable_vblank = nouveau_display_vblank_disable,
1098         .get_scanout_position = nouveau_display_scanoutpos,
1099         .get_vblank_timestamp = drm_calc_vbltimestamp_from_scanoutpos,
1100
1101         .ioctls = nouveau_ioctls,
1102         .num_ioctls = ARRAY_SIZE(nouveau_ioctls),
1103         .fops = &nouveau_driver_fops,
1104
1105         .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
1106         .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
1107         .gem_prime_export = drm_gem_prime_export,
1108         .gem_prime_import = drm_gem_prime_import,
1109         .gem_prime_pin = nouveau_gem_prime_pin,
1110         .gem_prime_res_obj = nouveau_gem_prime_res_obj,
1111         .gem_prime_unpin = nouveau_gem_prime_unpin,
1112         .gem_prime_get_sg_table = nouveau_gem_prime_get_sg_table,
1113         .gem_prime_import_sg_table = nouveau_gem_prime_import_sg_table,
1114         .gem_prime_vmap = nouveau_gem_prime_vmap,
1115         .gem_prime_vunmap = nouveau_gem_prime_vunmap,
1116
1117         .gem_free_object_unlocked = nouveau_gem_object_del,
1118         .gem_open_object = nouveau_gem_object_open,
1119         .gem_close_object = nouveau_gem_object_close,
1120
1121         .dumb_create = nouveau_display_dumb_create,
1122         .dumb_map_offset = nouveau_display_dumb_map_offset,
1123
1124         .name = DRIVER_NAME,
1125         .desc = DRIVER_DESC,
1126 #ifdef GIT_REVISION
1127         .date = GIT_REVISION,
1128 #else
1129         .date = DRIVER_DATE,
1130 #endif
1131         .major = DRIVER_MAJOR,
1132         .minor = DRIVER_MINOR,
1133         .patchlevel = DRIVER_PATCHLEVEL,
1134 };
1135
1136 static struct pci_device_id
1137 nouveau_drm_pci_table[] = {
1138         {
1139                 PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
1140                 .class = PCI_BASE_CLASS_DISPLAY << 16,
1141                 .class_mask  = 0xff << 16,
1142         },
1143         {
1144                 PCI_DEVICE(PCI_VENDOR_ID_NVIDIA_SGS, PCI_ANY_ID),
1145                 .class = PCI_BASE_CLASS_DISPLAY << 16,
1146                 .class_mask  = 0xff << 16,
1147         },
1148         {}
1149 };
1150
1151 static void nouveau_display_options(void)
1152 {
1153         DRM_DEBUG_DRIVER("Loading Nouveau with parameters:\n");
1154
1155         DRM_DEBUG_DRIVER("... tv_disable   : %d\n", nouveau_tv_disable);
1156         DRM_DEBUG_DRIVER("... ignorelid    : %d\n", nouveau_ignorelid);
1157         DRM_DEBUG_DRIVER("... duallink     : %d\n", nouveau_duallink);
1158         DRM_DEBUG_DRIVER("... nofbaccel    : %d\n", nouveau_nofbaccel);
1159         DRM_DEBUG_DRIVER("... config       : %s\n", nouveau_config);
1160         DRM_DEBUG_DRIVER("... debug        : %s\n", nouveau_debug);
1161         DRM_DEBUG_DRIVER("... noaccel      : %d\n", nouveau_noaccel);
1162         DRM_DEBUG_DRIVER("... modeset      : %d\n", nouveau_modeset);
1163         DRM_DEBUG_DRIVER("... runpm        : %d\n", nouveau_runtime_pm);
1164         DRM_DEBUG_DRIVER("... vram_pushbuf : %d\n", nouveau_vram_pushbuf);
1165         DRM_DEBUG_DRIVER("... hdmimhz      : %d\n", nouveau_hdmimhz);
1166 }
1167
1168 static const struct dev_pm_ops nouveau_pm_ops = {
1169         .suspend = nouveau_pmops_suspend,
1170         .resume = nouveau_pmops_resume,
1171         .freeze = nouveau_pmops_freeze,
1172         .thaw = nouveau_pmops_thaw,
1173         .poweroff = nouveau_pmops_freeze,
1174         .restore = nouveau_pmops_resume,
1175         .runtime_suspend = nouveau_pmops_runtime_suspend,
1176         .runtime_resume = nouveau_pmops_runtime_resume,
1177         .runtime_idle = nouveau_pmops_runtime_idle,
1178 };
1179
1180 static struct pci_driver
1181 nouveau_drm_pci_driver = {
1182         .name = "nouveau",
1183         .id_table = nouveau_drm_pci_table,
1184         .probe = nouveau_drm_probe,
1185         .remove = nouveau_drm_remove,
1186         .driver.pm = &nouveau_pm_ops,
1187 };
1188
1189 struct drm_device *
1190 nouveau_platform_device_create(const struct nvkm_device_tegra_func *func,
1191                                struct platform_device *pdev,
1192                                struct nvkm_device **pdevice)
1193 {
1194         struct drm_device *drm;
1195         int err;
1196
1197         err = nvkm_device_tegra_new(func, pdev, nouveau_config, nouveau_debug,
1198                                     true, true, ~0ULL, pdevice);
1199         if (err)
1200                 goto err_free;
1201
1202         drm = drm_dev_alloc(&driver_platform, &pdev->dev);
1203         if (IS_ERR(drm)) {
1204                 err = PTR_ERR(drm);
1205                 goto err_free;
1206         }
1207
1208         err = nouveau_drm_device_init(drm);
1209         if (err)
1210                 goto err_put;
1211
1212         platform_set_drvdata(pdev, drm);
1213
1214         return drm;
1215
1216 err_put:
1217         drm_dev_put(drm);
1218 err_free:
1219         nvkm_device_del(pdevice);
1220
1221         return ERR_PTR(err);
1222 }
1223
1224 static int __init
1225 nouveau_drm_init(void)
1226 {
1227         driver_pci = driver_stub;
1228         driver_platform = driver_stub;
1229
1230         nouveau_display_options();
1231
1232         if (nouveau_modeset == -1) {
1233                 if (vgacon_text_force())
1234                         nouveau_modeset = 0;
1235         }
1236
1237         if (!nouveau_modeset)
1238                 return 0;
1239
1240 #ifdef CONFIG_NOUVEAU_PLATFORM_DRIVER
1241         platform_driver_register(&nouveau_platform_driver);
1242 #endif
1243
1244         nouveau_register_dsm_handler();
1245         nouveau_backlight_ctor();
1246
1247 #ifdef CONFIG_PCI
1248         return pci_register_driver(&nouveau_drm_pci_driver);
1249 #else
1250         return 0;
1251 #endif
1252 }
1253
1254 static void __exit
1255 nouveau_drm_exit(void)
1256 {
1257         if (!nouveau_modeset)
1258                 return;
1259
1260 #ifdef CONFIG_PCI
1261         pci_unregister_driver(&nouveau_drm_pci_driver);
1262 #endif
1263         nouveau_backlight_dtor();
1264         nouveau_unregister_dsm_handler();
1265
1266 #ifdef CONFIG_NOUVEAU_PLATFORM_DRIVER
1267         platform_driver_unregister(&nouveau_platform_driver);
1268 #endif
1269 }
1270
1271 module_init(nouveau_drm_init);
1272 module_exit(nouveau_drm_exit);
1273
1274 MODULE_DEVICE_TABLE(pci, nouveau_drm_pci_table);
1275 MODULE_AUTHOR(DRIVER_AUTHOR);
1276 MODULE_DESCRIPTION(DRIVER_DESC);
1277 MODULE_LICENSE("GPL and additional rights");