2 * Copyright (c) 2014-2015 Hisilicon Limited.
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
10 #include "hns_dsaf_mac.h"
11 #include "hns_dsaf_misc.h"
12 #include "hns_dsaf_ppe.h"
13 #include "hns_dsaf_reg.h"
16 HNS_OP_RESET_FUNC = 0x1,
17 HNS_OP_SERDES_LP_FUNC = 0x2,
18 HNS_OP_LED_SET_FUNC = 0x3,
19 HNS_OP_GET_PORT_TYPE_FUNC = 0x4,
20 HNS_OP_GET_SFP_STAT_FUNC = 0x5,
24 HNS_DSAF_RESET_FUNC = 0x1,
25 HNS_PPE_RESET_FUNC = 0x2,
26 HNS_XGE_RESET_FUNC = 0x4,
27 HNS_GE_RESET_FUNC = 0x5,
28 HNS_DSAF_CHN_RESET_FUNC = 0x6,
29 HNS_ROCE_RESET_FUNC = 0x7,
32 static const guid_t hns_dsaf_acpi_dsm_guid =
33 GUID_INIT(0x1A85AA1A, 0xE293, 0x415E,
34 0x8E, 0x28, 0x8D, 0x69, 0x0A, 0x0F, 0x82, 0x0A);
36 static void dsaf_write_sub(struct dsaf_device *dsaf_dev, u32 reg, u32 val)
38 if (dsaf_dev->sub_ctrl)
39 dsaf_write_syscon(dsaf_dev->sub_ctrl, reg, val);
41 dsaf_write_reg(dsaf_dev->sc_base, reg, val);
44 static u32 dsaf_read_sub(struct dsaf_device *dsaf_dev, u32 reg)
48 if (dsaf_dev->sub_ctrl)
49 ret = dsaf_read_syscon(dsaf_dev->sub_ctrl, reg);
51 ret = dsaf_read_reg(dsaf_dev->sc_base, reg);
56 static void hns_cpld_set_led(struct hns_mac_cb *mac_cb, int link_status,
63 pr_err("sfp_led_opt mac_dev is null!\n");
66 if (!mac_cb->cpld_ctrl) {
67 dev_err(mac_cb->dev, "mac_id=%d, cpld syscon is null !\n",
72 if (speed == MAC_SPEED_10000)
75 value = mac_cb->cpld_led_value;
78 dsaf_set_bit(value, DSAF_LED_LINK_B, link_status);
79 dsaf_set_field(value, DSAF_LED_SPEED_M,
80 DSAF_LED_SPEED_S, speed_reg);
81 dsaf_set_bit(value, DSAF_LED_DATA_B, data);
83 if (value != mac_cb->cpld_led_value) {
84 dsaf_write_syscon(mac_cb->cpld_ctrl,
85 mac_cb->cpld_ctrl_reg, value);
86 mac_cb->cpld_led_value = value;
89 value = (mac_cb->cpld_led_value) & (0x1 << DSAF_LED_ANCHOR_B);
90 dsaf_write_syscon(mac_cb->cpld_ctrl,
91 mac_cb->cpld_ctrl_reg, value);
92 mac_cb->cpld_led_value = value;
96 static void cpld_led_reset(struct hns_mac_cb *mac_cb)
98 if (!mac_cb || !mac_cb->cpld_ctrl)
101 dsaf_write_syscon(mac_cb->cpld_ctrl, mac_cb->cpld_ctrl_reg,
102 CPLD_LED_DEFAULT_VALUE);
103 mac_cb->cpld_led_value = CPLD_LED_DEFAULT_VALUE;
106 static int cpld_set_led_id(struct hns_mac_cb *mac_cb,
107 enum hnae_led_state status)
110 case HNAE_LED_ACTIVE:
111 mac_cb->cpld_led_value =
112 dsaf_read_syscon(mac_cb->cpld_ctrl,
113 mac_cb->cpld_ctrl_reg);
114 dsaf_set_bit(mac_cb->cpld_led_value, DSAF_LED_ANCHOR_B,
116 dsaf_write_syscon(mac_cb->cpld_ctrl, mac_cb->cpld_ctrl_reg,
117 mac_cb->cpld_led_value);
119 case HNAE_LED_INACTIVE:
120 dsaf_set_bit(mac_cb->cpld_led_value, DSAF_LED_ANCHOR_B,
121 CPLD_LED_DEFAULT_VALUE);
122 dsaf_write_syscon(mac_cb->cpld_ctrl, mac_cb->cpld_ctrl_reg,
123 mac_cb->cpld_led_value);
126 dev_err(mac_cb->dev, "invalid led state: %d!", status);
133 #define RESET_REQ_OR_DREQ 1
135 static void hns_dsaf_acpi_srst_by_port(struct dsaf_device *dsaf_dev, u8 op_type,
136 u32 port_type, u32 port, u32 val)
138 union acpi_object *obj;
139 union acpi_object obj_args[3], argv4;
141 obj_args[0].integer.type = ACPI_TYPE_INTEGER;
142 obj_args[0].integer.value = port_type;
143 obj_args[1].integer.type = ACPI_TYPE_INTEGER;
144 obj_args[1].integer.value = port;
145 obj_args[2].integer.type = ACPI_TYPE_INTEGER;
146 obj_args[2].integer.value = val;
148 argv4.type = ACPI_TYPE_PACKAGE;
149 argv4.package.count = 3;
150 argv4.package.elements = obj_args;
152 obj = acpi_evaluate_dsm(ACPI_HANDLE(dsaf_dev->dev),
153 &hns_dsaf_acpi_dsm_guid, 0, op_type, &argv4);
155 dev_warn(dsaf_dev->dev, "reset port_type%d port%d fail!",
163 static void hns_dsaf_rst(struct dsaf_device *dsaf_dev, bool dereset)
169 xbar_reg_addr = DSAF_SUB_SC_XBAR_RESET_REQ_REG;
170 nt_reg_addr = DSAF_SUB_SC_NT_RESET_REQ_REG;
172 xbar_reg_addr = DSAF_SUB_SC_XBAR_RESET_DREQ_REG;
173 nt_reg_addr = DSAF_SUB_SC_NT_RESET_DREQ_REG;
176 dsaf_write_sub(dsaf_dev, xbar_reg_addr, RESET_REQ_OR_DREQ);
177 dsaf_write_sub(dsaf_dev, nt_reg_addr, RESET_REQ_OR_DREQ);
180 static void hns_dsaf_rst_acpi(struct dsaf_device *dsaf_dev, bool dereset)
182 hns_dsaf_acpi_srst_by_port(dsaf_dev, HNS_OP_RESET_FUNC,
187 static void hns_dsaf_xge_srst_by_port(struct dsaf_device *dsaf_dev, u32 port,
193 if (port >= DSAF_XGE_NUM)
196 reg_val |= RESET_REQ_OR_DREQ;
197 reg_val |= 0x2082082 << dsaf_dev->mac_cb[port]->port_rst_off;
200 reg_addr = DSAF_SUB_SC_XGE_RESET_REQ_REG;
202 reg_addr = DSAF_SUB_SC_XGE_RESET_DREQ_REG;
204 dsaf_write_sub(dsaf_dev, reg_addr, reg_val);
207 static void hns_dsaf_xge_srst_by_port_acpi(struct dsaf_device *dsaf_dev,
208 u32 port, bool dereset)
210 hns_dsaf_acpi_srst_by_port(dsaf_dev, HNS_OP_RESET_FUNC,
211 HNS_XGE_RESET_FUNC, port, dereset);
215 * hns_dsaf_srst_chns - reset dsaf channels
216 * @dsaf_dev: dsaf device struct pointer
217 * @msk: xbar channels mask value:
220 * bit12-17 for roce0-5
221 * bit18-19 for com/dfx
222 * @enable: false - request reset , true - drop reset
224 void hns_dsaf_srst_chns(struct dsaf_device *dsaf_dev, u32 msk, bool dereset)
229 reg_addr = DSAF_SUB_SC_DSAF_RESET_REQ_REG;
231 reg_addr = DSAF_SUB_SC_DSAF_RESET_DREQ_REG;
233 dsaf_write_sub(dsaf_dev, reg_addr, msk);
237 * hns_dsaf_srst_chns - reset dsaf channels
238 * @dsaf_dev: dsaf device struct pointer
239 * @msk: xbar channels mask value:
242 * bit12-17 for roce0-5
243 * bit18-19 for com/dfx
244 * @enable: false - request reset , true - drop reset
247 hns_dsaf_srst_chns_acpi(struct dsaf_device *dsaf_dev, u32 msk, bool dereset)
249 hns_dsaf_acpi_srst_by_port(dsaf_dev, HNS_OP_RESET_FUNC,
250 HNS_DSAF_CHN_RESET_FUNC,
254 void hns_dsaf_roce_srst(struct dsaf_device *dsaf_dev, bool dereset)
257 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_ROCEE_RESET_REQ_REG, 1);
259 dsaf_write_sub(dsaf_dev,
260 DSAF_SUB_SC_ROCEE_CLK_DIS_REG, 1);
261 dsaf_write_sub(dsaf_dev,
262 DSAF_SUB_SC_ROCEE_RESET_DREQ_REG, 1);
264 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_ROCEE_CLK_EN_REG, 1);
268 void hns_dsaf_roce_srst_acpi(struct dsaf_device *dsaf_dev, bool dereset)
270 hns_dsaf_acpi_srst_by_port(dsaf_dev, HNS_OP_RESET_FUNC,
271 HNS_ROCE_RESET_FUNC, 0, dereset);
274 static void hns_dsaf_ge_srst_by_port(struct dsaf_device *dsaf_dev, u32 port,
281 if (port >= DSAF_GE_NUM)
284 if (!HNS_DSAF_IS_DEBUG(dsaf_dev)) {
285 reg_val_1 = 0x1 << port;
286 port_rst_off = dsaf_dev->mac_cb[port]->port_rst_off;
287 /* there is difference between V1 and V2 in register.*/
288 reg_val_2 = AE_IS_VER1(dsaf_dev->dsaf_ver) ?
289 0x1041041 : 0x2082082;
290 reg_val_2 <<= port_rst_off;
293 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_GE_RESET_REQ1_REG,
296 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_GE_RESET_REQ0_REG,
299 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_GE_RESET_DREQ0_REG,
302 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_GE_RESET_DREQ1_REG,
307 reg_val_2 = AE_IS_VER1(dsaf_dev->dsaf_ver) ? 0x100 : 0x40;
309 reg_val_1 <<= dsaf_dev->reset_offset;
310 reg_val_2 <<= dsaf_dev->reset_offset;
313 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_GE_RESET_REQ1_REG,
316 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_PPE_RESET_REQ_REG,
319 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_GE_RESET_DREQ1_REG,
322 dsaf_write_sub(dsaf_dev, DSAF_SUB_SC_PPE_RESET_DREQ_REG,
328 static void hns_dsaf_ge_srst_by_port_acpi(struct dsaf_device *dsaf_dev,
329 u32 port, bool dereset)
331 hns_dsaf_acpi_srst_by_port(dsaf_dev, HNS_OP_RESET_FUNC,
332 HNS_GE_RESET_FUNC, port, dereset);
335 static void hns_ppe_srst_by_port(struct dsaf_device *dsaf_dev, u32 port,
341 reg_val |= RESET_REQ_OR_DREQ << dsaf_dev->mac_cb[port]->port_rst_off;
344 reg_addr = DSAF_SUB_SC_PPE_RESET_REQ_REG;
346 reg_addr = DSAF_SUB_SC_PPE_RESET_DREQ_REG;
348 dsaf_write_sub(dsaf_dev, reg_addr, reg_val);
352 hns_ppe_srst_by_port_acpi(struct dsaf_device *dsaf_dev, u32 port, bool dereset)
354 hns_dsaf_acpi_srst_by_port(dsaf_dev, HNS_OP_RESET_FUNC,
355 HNS_PPE_RESET_FUNC, port, dereset);
358 static void hns_ppe_com_srst(struct dsaf_device *dsaf_dev, bool dereset)
363 if (!(dev_of_node(dsaf_dev->dev)))
366 if (!HNS_DSAF_IS_DEBUG(dsaf_dev)) {
367 reg_val = RESET_REQ_OR_DREQ;
369 reg_addr = DSAF_SUB_SC_RCB_PPE_COM_RESET_REQ_REG;
371 reg_addr = DSAF_SUB_SC_RCB_PPE_COM_RESET_DREQ_REG;
374 reg_val = 0x100 << dsaf_dev->reset_offset;
377 reg_addr = DSAF_SUB_SC_PPE_RESET_REQ_REG;
379 reg_addr = DSAF_SUB_SC_PPE_RESET_DREQ_REG;
382 dsaf_write_sub(dsaf_dev, reg_addr, reg_val);
386 * hns_mac_get_sds_mode - get phy ifterface form serdes mode
387 * @mac_cb: mac control block
388 * retuen phy interface
390 static phy_interface_t hns_mac_get_phy_if(struct hns_mac_cb *mac_cb)
394 bool is_ver1 = AE_IS_VER1(mac_cb->dsaf_dev->dsaf_ver);
395 int mac_id = mac_cb->mac_id;
396 phy_interface_t phy_if;
399 if (HNS_DSAF_IS_DEBUG(mac_cb->dsaf_dev))
400 return PHY_INTERFACE_MODE_SGMII;
402 if (mac_id >= 0 && mac_id <= 3)
403 reg = HNS_MAC_HILINK4_REG;
405 reg = HNS_MAC_HILINK3_REG;
407 if (!HNS_DSAF_IS_DEBUG(mac_cb->dsaf_dev) && mac_id <= 3)
408 reg = HNS_MAC_HILINK4V2_REG;
410 reg = HNS_MAC_HILINK3V2_REG;
413 mode = dsaf_read_sub(mac_cb->dsaf_dev, reg);
414 if (dsaf_get_bit(mode, mac_cb->port_mode_off))
415 phy_if = PHY_INTERFACE_MODE_XGMII;
417 phy_if = PHY_INTERFACE_MODE_SGMII;
422 static phy_interface_t hns_mac_get_phy_if_acpi(struct hns_mac_cb *mac_cb)
424 phy_interface_t phy_if = PHY_INTERFACE_MODE_NA;
425 union acpi_object *obj;
426 union acpi_object obj_args, argv4;
428 obj_args.integer.type = ACPI_TYPE_INTEGER;
429 obj_args.integer.value = mac_cb->mac_id;
431 argv4.type = ACPI_TYPE_PACKAGE,
432 argv4.package.count = 1,
433 argv4.package.elements = &obj_args,
435 obj = acpi_evaluate_dsm(ACPI_HANDLE(mac_cb->dev),
436 &hns_dsaf_acpi_dsm_guid, 0,
437 HNS_OP_GET_PORT_TYPE_FUNC, &argv4);
439 if (!obj || obj->type != ACPI_TYPE_INTEGER)
442 phy_if = obj->integer.value ?
443 PHY_INTERFACE_MODE_XGMII : PHY_INTERFACE_MODE_SGMII;
445 dev_dbg(mac_cb->dev, "mac_id=%d, phy_if=%d\n", mac_cb->mac_id, phy_if);
452 int hns_mac_get_sfp_prsnt(struct hns_mac_cb *mac_cb, int *sfp_prsnt)
454 if (!mac_cb->cpld_ctrl)
457 *sfp_prsnt = !dsaf_read_syscon(mac_cb->cpld_ctrl, mac_cb->cpld_ctrl_reg
458 + MAC_SFP_PORT_OFFSET);
463 int hns_mac_get_sfp_prsnt_acpi(struct hns_mac_cb *mac_cb, int *sfp_prsnt)
465 union acpi_object *obj;
466 union acpi_object obj_args, argv4;
468 obj_args.integer.type = ACPI_TYPE_INTEGER;
469 obj_args.integer.value = mac_cb->mac_id;
471 argv4.type = ACPI_TYPE_PACKAGE,
472 argv4.package.count = 1,
473 argv4.package.elements = &obj_args,
475 obj = acpi_evaluate_dsm(ACPI_HANDLE(mac_cb->dev),
476 &hns_dsaf_acpi_dsm_guid, 0,
477 HNS_OP_GET_SFP_STAT_FUNC, &argv4);
479 if (!obj || obj->type != ACPI_TYPE_INTEGER)
482 *sfp_prsnt = obj->integer.value;
490 * hns_mac_config_sds_loopback - set loop back for serdes
491 * @mac_cb: mac control block
492 * retuen 0 == success
494 static int hns_mac_config_sds_loopback(struct hns_mac_cb *mac_cb, bool en)
496 const u8 lane_id[] = {
497 0, /* mac 0 -> lane 0 */
498 1, /* mac 1 -> lane 1 */
499 2, /* mac 2 -> lane 2 */
500 3, /* mac 3 -> lane 3 */
501 2, /* mac 4 -> lane 2 */
502 3, /* mac 5 -> lane 3 */
503 0, /* mac 6 -> lane 0 */
504 1 /* mac 7 -> lane 1 */
506 #define RX_CSR(lane, reg) ((0x4080 + (reg) * 0x0002 + (lane) * 0x0200) * 2)
507 u64 reg_offset = RX_CSR(lane_id[mac_cb->mac_id], 0);
510 int ret = hns_mac_get_sfp_prsnt(mac_cb, &sfp_prsnt);
512 if (!mac_cb->phy_dev) {
514 pr_info("please confirm sfp is present or not\n");
517 pr_info("no sfp in this eth\n");
520 if (mac_cb->serdes_ctrl) {
523 if (!AE_IS_VER1(mac_cb->dsaf_dev->dsaf_ver)) {
524 #define HILINK_ACCESS_SEL_CFG 0x40008
525 /* hilink4 & hilink3 use the same xge training and
526 * xge u adaptor. There is a hilink access sel cfg
527 * register to select which one to be configed
529 if ((!HNS_DSAF_IS_DEBUG(mac_cb->dsaf_dev)) &&
530 (mac_cb->mac_id <= 3))
531 dsaf_write_syscon(mac_cb->serdes_ctrl,
532 HILINK_ACCESS_SEL_CFG, 0);
534 dsaf_write_syscon(mac_cb->serdes_ctrl,
535 HILINK_ACCESS_SEL_CFG, 3);
538 origin = dsaf_read_syscon(mac_cb->serdes_ctrl, reg_offset);
540 dsaf_set_field(origin, 1ull << 10, 10, en);
541 dsaf_write_syscon(mac_cb->serdes_ctrl, reg_offset, origin);
543 u8 *base_addr = (u8 *)mac_cb->serdes_vaddr +
544 (mac_cb->mac_id <= 3 ? 0x00280000 : 0x00200000);
545 dsaf_set_reg_field(base_addr, reg_offset, 1ull << 10, 10, en);
552 hns_mac_config_sds_loopback_acpi(struct hns_mac_cb *mac_cb, bool en)
554 union acpi_object *obj;
555 union acpi_object obj_args[3], argv4;
557 obj_args[0].integer.type = ACPI_TYPE_INTEGER;
558 obj_args[0].integer.value = mac_cb->mac_id;
559 obj_args[1].integer.type = ACPI_TYPE_INTEGER;
560 obj_args[1].integer.value = !!en;
562 argv4.type = ACPI_TYPE_PACKAGE;
563 argv4.package.count = 2;
564 argv4.package.elements = obj_args;
566 obj = acpi_evaluate_dsm(ACPI_HANDLE(mac_cb->dsaf_dev->dev),
567 &hns_dsaf_acpi_dsm_guid, 0,
568 HNS_OP_SERDES_LP_FUNC, &argv4);
570 dev_warn(mac_cb->dsaf_dev->dev, "set port%d serdes lp fail!",
581 struct dsaf_misc_op *hns_misc_op_get(struct dsaf_device *dsaf_dev)
583 struct dsaf_misc_op *misc_op;
585 misc_op = devm_kzalloc(dsaf_dev->dev, sizeof(*misc_op), GFP_KERNEL);
589 if (dev_of_node(dsaf_dev->dev)) {
590 misc_op->cpld_set_led = hns_cpld_set_led;
591 misc_op->cpld_reset_led = cpld_led_reset;
592 misc_op->cpld_set_led_id = cpld_set_led_id;
594 misc_op->dsaf_reset = hns_dsaf_rst;
595 misc_op->xge_srst = hns_dsaf_xge_srst_by_port;
596 misc_op->ge_srst = hns_dsaf_ge_srst_by_port;
597 misc_op->ppe_srst = hns_ppe_srst_by_port;
598 misc_op->ppe_comm_srst = hns_ppe_com_srst;
599 misc_op->hns_dsaf_srst_chns = hns_dsaf_srst_chns;
600 misc_op->hns_dsaf_roce_srst = hns_dsaf_roce_srst;
602 misc_op->get_phy_if = hns_mac_get_phy_if;
603 misc_op->get_sfp_prsnt = hns_mac_get_sfp_prsnt;
605 misc_op->cfg_serdes_loopback = hns_mac_config_sds_loopback;
606 } else if (is_acpi_node(dsaf_dev->dev->fwnode)) {
607 misc_op->cpld_set_led = hns_cpld_set_led;
608 misc_op->cpld_reset_led = cpld_led_reset;
609 misc_op->cpld_set_led_id = cpld_set_led_id;
611 misc_op->dsaf_reset = hns_dsaf_rst_acpi;
612 misc_op->xge_srst = hns_dsaf_xge_srst_by_port_acpi;
613 misc_op->ge_srst = hns_dsaf_ge_srst_by_port_acpi;
614 misc_op->ppe_srst = hns_ppe_srst_by_port_acpi;
615 misc_op->ppe_comm_srst = hns_ppe_com_srst;
616 misc_op->hns_dsaf_srst_chns = hns_dsaf_srst_chns_acpi;
617 misc_op->hns_dsaf_roce_srst = hns_dsaf_roce_srst_acpi;
619 misc_op->get_phy_if = hns_mac_get_phy_if_acpi;
620 misc_op->get_sfp_prsnt = hns_mac_get_sfp_prsnt_acpi;
622 misc_op->cfg_serdes_loopback = hns_mac_config_sds_loopback_acpi;
624 devm_kfree(dsaf_dev->dev, (void *)misc_op);
628 return (void *)misc_op;
631 static int hns_dsaf_dev_match(struct device *dev, void *fwnode)
633 return dev->fwnode == fwnode;
637 platform_device *hns_dsaf_find_platform_device(struct fwnode_handle *fwnode)
641 dev = bus_find_device(&platform_bus_type, NULL,
642 fwnode, hns_dsaf_dev_match);
643 return dev ? to_platform_device(dev) : NULL;