2 * Copyright (c) 2012-2015, The Linux Foundation. All rights reserved.
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 and
6 * only version 2 as published by the Free Software Foundation.
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
13 #include <linux/bitmap.h>
14 #include <linux/delay.h>
15 #include <linux/err.h>
16 #include <linux/interrupt.h>
18 #include <linux/irqchip/chained_irq.h>
19 #include <linux/irqdomain.h>
20 #include <linux/irq.h>
21 #include <linux/kernel.h>
22 #include <linux/module.h>
24 #include <linux/platform_device.h>
25 #include <linux/slab.h>
26 #include <linux/spmi.h>
28 /* PMIC Arbiter configuration registers */
29 #define PMIC_ARB_VERSION 0x0000
30 #define PMIC_ARB_VERSION_V2_MIN 0x20010000
31 #define PMIC_ARB_VERSION_V3_MIN 0x30000000
32 #define PMIC_ARB_INT_EN 0x0004
34 /* PMIC Arbiter channel registers offsets */
35 #define PMIC_ARB_CMD 0x00
36 #define PMIC_ARB_CONFIG 0x04
37 #define PMIC_ARB_STATUS 0x08
38 #define PMIC_ARB_WDATA0 0x10
39 #define PMIC_ARB_WDATA1 0x14
40 #define PMIC_ARB_RDATA0 0x18
41 #define PMIC_ARB_RDATA1 0x1C
42 #define PMIC_ARB_REG_CHNL(N) (0x800 + 0x4 * (N))
45 #define SPMI_MAPPING_TABLE_REG(N) (0x0B00 + (4 * (N)))
46 #define SPMI_MAPPING_BIT_INDEX(X) (((X) >> 18) & 0xF)
47 #define SPMI_MAPPING_BIT_IS_0_FLAG(X) (((X) >> 17) & 0x1)
48 #define SPMI_MAPPING_BIT_IS_0_RESULT(X) (((X) >> 9) & 0xFF)
49 #define SPMI_MAPPING_BIT_IS_1_FLAG(X) (((X) >> 8) & 0x1)
50 #define SPMI_MAPPING_BIT_IS_1_RESULT(X) (((X) >> 0) & 0xFF)
52 #define SPMI_MAPPING_TABLE_TREE_DEPTH 16 /* Maximum of 16-bits */
53 #define PMIC_ARB_MAX_PPID BIT(12) /* PPID is 12bit */
54 #define PMIC_ARB_CHAN_VALID BIT(15)
57 #define SPMI_OWNERSHIP_TABLE_REG(N) (0x0700 + (4 * (N)))
58 #define SPMI_OWNERSHIP_PERIPH2OWNER(X) ((X) & 0x7)
60 /* Channel Status fields */
61 enum pmic_arb_chnl_status {
62 PMIC_ARB_STATUS_DONE = BIT(0),
63 PMIC_ARB_STATUS_FAILURE = BIT(1),
64 PMIC_ARB_STATUS_DENIED = BIT(2),
65 PMIC_ARB_STATUS_DROPPED = BIT(3),
68 /* Command register fields */
69 #define PMIC_ARB_CMD_MAX_BYTE_COUNT 8
72 enum pmic_arb_cmd_op_code {
73 PMIC_ARB_OP_EXT_WRITEL = 0,
74 PMIC_ARB_OP_EXT_READL = 1,
75 PMIC_ARB_OP_EXT_WRITE = 2,
76 PMIC_ARB_OP_RESET = 3,
77 PMIC_ARB_OP_SLEEP = 4,
78 PMIC_ARB_OP_SHUTDOWN = 5,
79 PMIC_ARB_OP_WAKEUP = 6,
80 PMIC_ARB_OP_AUTHENTICATE = 7,
81 PMIC_ARB_OP_MSTR_READ = 8,
82 PMIC_ARB_OP_MSTR_WRITE = 9,
83 PMIC_ARB_OP_EXT_READ = 13,
84 PMIC_ARB_OP_WRITE = 14,
85 PMIC_ARB_OP_READ = 15,
86 PMIC_ARB_OP_ZERO_WRITE = 16,
89 /* Maximum number of support PMIC peripherals */
90 #define PMIC_ARB_MAX_PERIPHS 512
91 #define PMIC_ARB_TIMEOUT_US 100
92 #define PMIC_ARB_MAX_TRANS_BYTES (8)
94 #define PMIC_ARB_APID_MASK 0xFF
95 #define PMIC_ARB_PPID_MASK 0xFFF
97 /* interrupt enable bit */
98 #define SPMI_PIC_ACC_ENABLE_BIT BIT(0)
100 #define HWIRQ(slave_id, periph_id, irq_id, apid) \
101 ((((slave_id) & 0xF) << 28) | \
102 (((periph_id) & 0xFF) << 20) | \
103 (((irq_id) & 0x7) << 16) | \
104 (((apid) & 0x1FF) << 0))
106 #define HWIRQ_SID(hwirq) (((hwirq) >> 28) & 0xF)
107 #define HWIRQ_PER(hwirq) (((hwirq) >> 20) & 0xFF)
108 #define HWIRQ_IRQ(hwirq) (((hwirq) >> 16) & 0x7)
109 #define HWIRQ_APID(hwirq) (((hwirq) >> 0) & 0x1FF)
111 struct pmic_arb_ver_ops;
119 * spmi_pmic_arb - SPMI PMIC Arbiter object
121 * @rd_base: on v1 "core", on v2 "observer" register base off DT.
122 * @wr_base: on v1 "core", on v2 "chnls" register base off DT.
123 * @intr: address of the SPMI interrupt control registers.
124 * @cnfg: address of the PMIC Arbiter configuration registers.
125 * @lock: lock to synchronize accesses.
126 * @channel: execution environment channel to use for accesses.
127 * @irq: PMIC ARB interrupt.
128 * @ee: the current Execution Environment
129 * @min_apid: minimum APID (used for bounding IRQ search)
130 * @max_apid: maximum APID
131 * @max_periph: maximum number of PMIC peripherals supported by HW.
132 * @mapping_table: in-memory copy of PPID -> APID mapping table.
133 * @domain: irq domain object for PMIC IRQ domain
134 * @spmic: SPMI controller object
135 * @ver_ops: version dependent operations.
136 * @ppid_to_apid in-memory copy of PPID -> channel (APID) mapping table.
139 struct spmi_pmic_arb {
140 void __iomem *rd_base;
141 void __iomem *wr_base;
145 resource_size_t core_size;
154 DECLARE_BITMAP(mapping_table_valid, PMIC_ARB_MAX_PERIPHS);
155 struct irq_domain *domain;
156 struct spmi_controller *spmic;
157 const struct pmic_arb_ver_ops *ver_ops;
160 struct apid_data apid_data[PMIC_ARB_MAX_PERIPHS];
164 * pmic_arb_ver: version dependent functionality.
166 * @ver_str: version string.
167 * @ppid_to_apid: finds the apid for a given ppid.
168 * @mode: access rights to specified pmic peripheral.
169 * @non_data_cmd: on v1 issues an spmi non-data command.
170 * on v2 no HW support, returns -EOPNOTSUPP.
171 * @offset: on v1 offset of per-ee channel.
172 * on v2 offset of per-ee and per-ppid channel.
173 * @fmt_cmd: formats a GENI/SPMI command.
174 * @owner_acc_status: on v1 offset of PMIC_ARB_SPMI_PIC_OWNERm_ACC_STATUSn
175 * on v2 offset of SPMI_PIC_OWNERm_ACC_STATUSn.
176 * @acc_enable: on v1 offset of PMIC_ARB_SPMI_PIC_ACC_ENABLEn
177 * on v2 offset of SPMI_PIC_ACC_ENABLEn.
178 * @irq_status: on v1 offset of PMIC_ARB_SPMI_PIC_IRQ_STATUSn
179 * on v2 offset of SPMI_PIC_IRQ_STATUSn.
180 * @irq_clear: on v1 offset of PMIC_ARB_SPMI_PIC_IRQ_CLEARn
181 * on v2 offset of SPMI_PIC_IRQ_CLEARn.
183 struct pmic_arb_ver_ops {
185 int (*ppid_to_apid)(struct spmi_pmic_arb *pa, u8 sid, u16 addr,
187 int (*mode)(struct spmi_pmic_arb *dev, u8 sid, u16 addr,
189 /* spmi commands (read_cmd, write_cmd, cmd) functionality */
190 int (*offset)(struct spmi_pmic_arb *dev, u8 sid, u16 addr,
192 u32 (*fmt_cmd)(u8 opc, u8 sid, u16 addr, u8 bc);
193 int (*non_data_cmd)(struct spmi_controller *ctrl, u8 opc, u8 sid);
194 /* Interrupts controller functionality (offset of PIC registers) */
195 u32 (*owner_acc_status)(u8 m, u16 n);
196 u32 (*acc_enable)(u16 n);
197 u32 (*irq_status)(u16 n);
198 u32 (*irq_clear)(u16 n);
201 static inline void pmic_arb_base_write(struct spmi_pmic_arb *pa,
204 writel_relaxed(val, pa->wr_base + offset);
207 static inline void pmic_arb_set_rd_cmd(struct spmi_pmic_arb *pa,
210 writel_relaxed(val, pa->rd_base + offset);
214 * pa_read_data: reads pmic-arb's register and copy 1..4 bytes to buf
215 * @bc: byte count -1. range: 0..3
216 * @reg: register's address
217 * @buf: output parameter, length must be bc + 1
219 static void pa_read_data(struct spmi_pmic_arb *pa, u8 *buf, u32 reg, u8 bc)
221 u32 data = __raw_readl(pa->rd_base + reg);
223 memcpy(buf, &data, (bc & 3) + 1);
227 * pa_write_data: write 1..4 bytes from buf to pmic-arb's register
228 * @bc: byte-count -1. range: 0..3.
229 * @reg: register's address.
230 * @buf: buffer to write. length must be bc + 1.
233 pa_write_data(struct spmi_pmic_arb *pa, const u8 *buf, u32 reg, u8 bc)
237 memcpy(&data, buf, (bc & 3) + 1);
238 pmic_arb_base_write(pa, reg, data);
241 static int pmic_arb_wait_for_done(struct spmi_controller *ctrl,
242 void __iomem *base, u8 sid, u16 addr)
244 struct spmi_pmic_arb *pa = spmi_controller_get_drvdata(ctrl);
246 u32 timeout = PMIC_ARB_TIMEOUT_US;
250 rc = pa->ver_ops->offset(pa, sid, addr, &offset);
254 offset += PMIC_ARB_STATUS;
257 status = readl_relaxed(base + offset);
259 if (status & PMIC_ARB_STATUS_DONE) {
260 if (status & PMIC_ARB_STATUS_DENIED) {
262 "%s: transaction denied (0x%x)\n",
267 if (status & PMIC_ARB_STATUS_FAILURE) {
269 "%s: transaction failed (0x%x)\n",
274 if (status & PMIC_ARB_STATUS_DROPPED) {
276 "%s: transaction dropped (0x%x)\n",
287 "%s: timeout, status 0x%x\n",
293 pmic_arb_non_data_cmd_v1(struct spmi_controller *ctrl, u8 opc, u8 sid)
295 struct spmi_pmic_arb *pa = spmi_controller_get_drvdata(ctrl);
301 rc = pa->ver_ops->offset(pa, sid, 0, &offset);
305 cmd = ((opc | 0x40) << 27) | ((sid & 0xf) << 20);
307 raw_spin_lock_irqsave(&pa->lock, flags);
308 pmic_arb_base_write(pa, offset + PMIC_ARB_CMD, cmd);
309 rc = pmic_arb_wait_for_done(ctrl, pa->wr_base, sid, 0);
310 raw_spin_unlock_irqrestore(&pa->lock, flags);
316 pmic_arb_non_data_cmd_v2(struct spmi_controller *ctrl, u8 opc, u8 sid)
321 /* Non-data command */
322 static int pmic_arb_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid)
324 struct spmi_pmic_arb *pa = spmi_controller_get_drvdata(ctrl);
326 dev_dbg(&ctrl->dev, "cmd op:0x%x sid:%d\n", opc, sid);
328 /* Check for valid non-data command */
329 if (opc < SPMI_CMD_RESET || opc > SPMI_CMD_WAKEUP)
332 return pa->ver_ops->non_data_cmd(ctrl, opc, sid);
335 static int pmic_arb_read_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid,
336 u16 addr, u8 *buf, size_t len)
338 struct spmi_pmic_arb *pa = spmi_controller_get_drvdata(ctrl);
346 rc = pa->ver_ops->offset(pa, sid, addr, &offset);
350 rc = pa->ver_ops->mode(pa, sid, addr, &mode);
354 if (!(mode & S_IRUSR)) {
355 dev_err(&pa->spmic->dev,
356 "error: impermissible read from peripheral sid:%d addr:0x%x\n",
361 if (bc >= PMIC_ARB_MAX_TRANS_BYTES) {
363 "pmic-arb supports 1..%d bytes per trans, but:%zu requested",
364 PMIC_ARB_MAX_TRANS_BYTES, len);
368 /* Check the opcode */
369 if (opc >= 0x60 && opc <= 0x7F)
370 opc = PMIC_ARB_OP_READ;
371 else if (opc >= 0x20 && opc <= 0x2F)
372 opc = PMIC_ARB_OP_EXT_READ;
373 else if (opc >= 0x38 && opc <= 0x3F)
374 opc = PMIC_ARB_OP_EXT_READL;
378 cmd = pa->ver_ops->fmt_cmd(opc, sid, addr, bc);
380 raw_spin_lock_irqsave(&pa->lock, flags);
381 pmic_arb_set_rd_cmd(pa, offset + PMIC_ARB_CMD, cmd);
382 rc = pmic_arb_wait_for_done(ctrl, pa->rd_base, sid, addr);
386 pa_read_data(pa, buf, offset + PMIC_ARB_RDATA0,
390 pa_read_data(pa, buf + 4, offset + PMIC_ARB_RDATA1, bc - 4);
393 raw_spin_unlock_irqrestore(&pa->lock, flags);
397 static int pmic_arb_write_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid,
398 u16 addr, const u8 *buf, size_t len)
400 struct spmi_pmic_arb *pa = spmi_controller_get_drvdata(ctrl);
408 rc = pa->ver_ops->offset(pa, sid, addr, &offset);
412 rc = pa->ver_ops->mode(pa, sid, addr, &mode);
416 if (!(mode & S_IWUSR)) {
417 dev_err(&pa->spmic->dev,
418 "error: impermissible write to peripheral sid:%d addr:0x%x\n",
423 if (bc >= PMIC_ARB_MAX_TRANS_BYTES) {
425 "pmic-arb supports 1..%d bytes per trans, but:%zu requested",
426 PMIC_ARB_MAX_TRANS_BYTES, len);
430 /* Check the opcode */
431 if (opc >= 0x40 && opc <= 0x5F)
432 opc = PMIC_ARB_OP_WRITE;
433 else if (opc >= 0x00 && opc <= 0x0F)
434 opc = PMIC_ARB_OP_EXT_WRITE;
435 else if (opc >= 0x30 && opc <= 0x37)
436 opc = PMIC_ARB_OP_EXT_WRITEL;
437 else if (opc >= 0x80)
438 opc = PMIC_ARB_OP_ZERO_WRITE;
442 cmd = pa->ver_ops->fmt_cmd(opc, sid, addr, bc);
444 /* Write data to FIFOs */
445 raw_spin_lock_irqsave(&pa->lock, flags);
446 pa_write_data(pa, buf, offset + PMIC_ARB_WDATA0, min_t(u8, bc, 3));
448 pa_write_data(pa, buf + 4, offset + PMIC_ARB_WDATA1, bc - 4);
450 /* Start the transaction */
451 pmic_arb_base_write(pa, offset + PMIC_ARB_CMD, cmd);
452 rc = pmic_arb_wait_for_done(ctrl, pa->wr_base, sid, addr);
453 raw_spin_unlock_irqrestore(&pa->lock, flags);
459 QPNPINT_REG_RT_STS = 0x10,
460 QPNPINT_REG_SET_TYPE = 0x11,
461 QPNPINT_REG_POLARITY_HIGH = 0x12,
462 QPNPINT_REG_POLARITY_LOW = 0x13,
463 QPNPINT_REG_LATCHED_CLR = 0x14,
464 QPNPINT_REG_EN_SET = 0x15,
465 QPNPINT_REG_EN_CLR = 0x16,
466 QPNPINT_REG_LATCHED_STS = 0x18,
469 struct spmi_pmic_arb_qpnpint_type {
470 u8 type; /* 1 -> edge */
475 /* Simplified accessor functions for irqchip callbacks */
476 static void qpnpint_spmi_write(struct irq_data *d, u8 reg, void *buf,
479 struct spmi_pmic_arb *pa = irq_data_get_irq_chip_data(d);
480 u8 sid = HWIRQ_SID(d->hwirq);
481 u8 per = HWIRQ_PER(d->hwirq);
483 if (pmic_arb_write_cmd(pa->spmic, SPMI_CMD_EXT_WRITEL, sid,
484 (per << 8) + reg, buf, len))
485 dev_err_ratelimited(&pa->spmic->dev,
486 "failed irqchip transaction on %x\n",
490 static void qpnpint_spmi_read(struct irq_data *d, u8 reg, void *buf, size_t len)
492 struct spmi_pmic_arb *pa = irq_data_get_irq_chip_data(d);
493 u8 sid = HWIRQ_SID(d->hwirq);
494 u8 per = HWIRQ_PER(d->hwirq);
496 if (pmic_arb_read_cmd(pa->spmic, SPMI_CMD_EXT_READL, sid,
497 (per << 8) + reg, buf, len))
498 dev_err_ratelimited(&pa->spmic->dev,
499 "failed irqchip transaction on %x\n",
503 static void cleanup_irq(struct spmi_pmic_arb *pa, u16 apid, int id)
505 u16 ppid = pa->apid_data[apid].ppid;
507 u8 per = ppid & 0xFF;
508 u8 irq_mask = BIT(id);
510 writel_relaxed(irq_mask, pa->intr + pa->ver_ops->irq_clear(apid));
512 if (pmic_arb_write_cmd(pa->spmic, SPMI_CMD_EXT_WRITEL, sid,
513 (per << 8) + QPNPINT_REG_LATCHED_CLR, &irq_mask, 1))
514 dev_err_ratelimited(&pa->spmic->dev,
515 "failed to ack irq_mask = 0x%x for ppid = %x\n",
518 if (pmic_arb_write_cmd(pa->spmic, SPMI_CMD_EXT_WRITEL, sid,
519 (per << 8) + QPNPINT_REG_EN_CLR, &irq_mask, 1))
520 dev_err_ratelimited(&pa->spmic->dev,
521 "failed to ack irq_mask = 0x%x for ppid = %x\n",
525 static void periph_interrupt(struct spmi_pmic_arb *pa, u16 apid)
530 u8 sid = (pa->apid_data[apid].ppid >> 8) & 0xF;
531 u8 per = pa->apid_data[apid].ppid & 0xFF;
533 status = readl_relaxed(pa->intr + pa->ver_ops->irq_status(apid));
535 id = ffs(status) - 1;
537 irq = irq_find_mapping(pa->domain, HWIRQ(sid, per, id, apid));
539 cleanup_irq(pa, apid, id);
542 generic_handle_irq(irq);
546 static void pmic_arb_chained_irq(struct irq_desc *desc)
548 struct spmi_pmic_arb *pa = irq_desc_get_handler_data(desc);
549 struct irq_chip *chip = irq_desc_get_chip(desc);
550 void __iomem *intr = pa->intr;
551 int first = pa->min_apid >> 5;
552 int last = pa->max_apid >> 5;
556 chained_irq_enter(chip, desc);
558 for (i = first; i <= last; ++i) {
559 status = readl_relaxed(intr +
560 pa->ver_ops->owner_acc_status(pa->ee, i));
562 id = ffs(status) - 1;
565 enable = readl_relaxed(intr +
566 pa->ver_ops->acc_enable(apid));
567 if (enable & SPMI_PIC_ACC_ENABLE_BIT)
568 periph_interrupt(pa, apid);
572 chained_irq_exit(chip, desc);
575 static void qpnpint_irq_ack(struct irq_data *d)
577 struct spmi_pmic_arb *pa = irq_data_get_irq_chip_data(d);
578 u8 irq = HWIRQ_IRQ(d->hwirq);
579 u16 apid = HWIRQ_APID(d->hwirq);
582 writel_relaxed(BIT(irq), pa->intr + pa->ver_ops->irq_clear(apid));
585 qpnpint_spmi_write(d, QPNPINT_REG_LATCHED_CLR, &data, 1);
588 static void qpnpint_irq_mask(struct irq_data *d)
590 u8 irq = HWIRQ_IRQ(d->hwirq);
593 qpnpint_spmi_write(d, QPNPINT_REG_EN_CLR, &data, 1);
596 static void qpnpint_irq_unmask(struct irq_data *d)
598 struct spmi_pmic_arb *pa = irq_data_get_irq_chip_data(d);
599 u8 irq = HWIRQ_IRQ(d->hwirq);
600 u16 apid = HWIRQ_APID(d->hwirq);
603 writel_relaxed(SPMI_PIC_ACC_ENABLE_BIT,
604 pa->intr + pa->ver_ops->acc_enable(apid));
606 qpnpint_spmi_read(d, QPNPINT_REG_EN_SET, &buf[0], 1);
607 if (!(buf[0] & BIT(irq))) {
609 * Since the interrupt is currently disabled, write to both the
610 * LATCHED_CLR and EN_SET registers so that a spurious interrupt
611 * cannot be triggered when the interrupt is enabled
615 qpnpint_spmi_write(d, QPNPINT_REG_LATCHED_CLR, &buf, 2);
619 static int qpnpint_irq_set_type(struct irq_data *d, unsigned int flow_type)
621 struct spmi_pmic_arb_qpnpint_type type;
622 u8 irq = HWIRQ_IRQ(d->hwirq);
623 u8 bit_mask_irq = BIT(irq);
625 qpnpint_spmi_read(d, QPNPINT_REG_SET_TYPE, &type, sizeof(type));
627 if (flow_type & (IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING)) {
628 type.type |= bit_mask_irq;
629 if (flow_type & IRQF_TRIGGER_RISING)
630 type.polarity_high |= bit_mask_irq;
631 if (flow_type & IRQF_TRIGGER_FALLING)
632 type.polarity_low |= bit_mask_irq;
634 if ((flow_type & (IRQF_TRIGGER_HIGH)) &&
635 (flow_type & (IRQF_TRIGGER_LOW)))
638 type.type &= ~bit_mask_irq; /* level trig */
639 if (flow_type & IRQF_TRIGGER_HIGH)
640 type.polarity_high |= bit_mask_irq;
642 type.polarity_low |= bit_mask_irq;
645 qpnpint_spmi_write(d, QPNPINT_REG_SET_TYPE, &type, sizeof(type));
647 if (flow_type & IRQ_TYPE_EDGE_BOTH)
648 irq_set_handler_locked(d, handle_edge_irq);
650 irq_set_handler_locked(d, handle_level_irq);
655 static int qpnpint_get_irqchip_state(struct irq_data *d,
656 enum irqchip_irq_state which,
659 u8 irq = HWIRQ_IRQ(d->hwirq);
662 if (which != IRQCHIP_STATE_LINE_LEVEL)
665 qpnpint_spmi_read(d, QPNPINT_REG_RT_STS, &status, 1);
666 *state = !!(status & BIT(irq));
671 static struct irq_chip pmic_arb_irqchip = {
673 .irq_ack = qpnpint_irq_ack,
674 .irq_mask = qpnpint_irq_mask,
675 .irq_unmask = qpnpint_irq_unmask,
676 .irq_set_type = qpnpint_irq_set_type,
677 .irq_get_irqchip_state = qpnpint_get_irqchip_state,
678 .flags = IRQCHIP_MASK_ON_SUSPEND
679 | IRQCHIP_SKIP_SET_WAKE,
682 static int qpnpint_irq_domain_dt_translate(struct irq_domain *d,
683 struct device_node *controller,
685 unsigned int intsize,
686 unsigned long *out_hwirq,
687 unsigned int *out_type)
689 struct spmi_pmic_arb *pa = d->host_data;
693 dev_dbg(&pa->spmic->dev,
694 "intspec[0] 0x%1x intspec[1] 0x%02x intspec[2] 0x%02x\n",
695 intspec[0], intspec[1], intspec[2]);
697 if (irq_domain_get_of_node(d) != controller)
701 if (intspec[0] > 0xF || intspec[1] > 0xFF || intspec[2] > 0x7)
704 rc = pa->ver_ops->ppid_to_apid(pa, intspec[0],
705 (intspec[1] << 8), &apid);
707 dev_err(&pa->spmic->dev,
708 "failed to xlate sid = 0x%x, periph = 0x%x, irq = %x rc = %d\n",
709 intspec[0], intspec[1], intspec[2], rc);
713 /* Keep track of {max,min}_apid for bounding search during interrupt */
714 if (apid > pa->max_apid)
716 if (apid < pa->min_apid)
719 *out_hwirq = HWIRQ(intspec[0], intspec[1], intspec[2], apid);
720 *out_type = intspec[3] & IRQ_TYPE_SENSE_MASK;
722 dev_dbg(&pa->spmic->dev, "out_hwirq = %lu\n", *out_hwirq);
727 static int qpnpint_irq_domain_map(struct irq_domain *d,
729 irq_hw_number_t hwirq)
731 struct spmi_pmic_arb *pa = d->host_data;
733 dev_dbg(&pa->spmic->dev, "virq = %u, hwirq = %lu\n", virq, hwirq);
735 irq_set_chip_and_handler(virq, &pmic_arb_irqchip, handle_level_irq);
736 irq_set_chip_data(virq, d->host_data);
737 irq_set_noprobe(virq);
742 pmic_arb_ppid_to_apid_v1(struct spmi_pmic_arb *pa, u8 sid, u16 addr, u16 *apid)
744 u16 ppid = sid << 8 | ((addr >> 8) & 0xFF);
745 u32 *mapping_table = pa->mapping_table;
750 apid_valid = pa->ppid_to_apid[ppid];
751 if (apid_valid & PMIC_ARB_CHAN_VALID) {
752 *apid = (apid_valid & ~PMIC_ARB_CHAN_VALID);
756 for (i = 0; i < SPMI_MAPPING_TABLE_TREE_DEPTH; ++i) {
757 if (!test_and_set_bit(index, pa->mapping_table_valid))
758 mapping_table[index] = readl_relaxed(pa->cnfg +
759 SPMI_MAPPING_TABLE_REG(index));
761 data = mapping_table[index];
763 if (ppid & BIT(SPMI_MAPPING_BIT_INDEX(data))) {
764 if (SPMI_MAPPING_BIT_IS_1_FLAG(data)) {
765 index = SPMI_MAPPING_BIT_IS_1_RESULT(data);
767 *apid = SPMI_MAPPING_BIT_IS_1_RESULT(data);
768 pa->ppid_to_apid[ppid]
769 = *apid | PMIC_ARB_CHAN_VALID;
770 pa->apid_data[*apid].ppid = ppid;
774 if (SPMI_MAPPING_BIT_IS_0_FLAG(data)) {
775 index = SPMI_MAPPING_BIT_IS_0_RESULT(data);
777 *apid = SPMI_MAPPING_BIT_IS_0_RESULT(data);
778 pa->ppid_to_apid[ppid]
779 = *apid | PMIC_ARB_CHAN_VALID;
780 pa->apid_data[*apid].ppid = ppid;
790 pmic_arb_mode_v1_v3(struct spmi_pmic_arb *pa, u8 sid, u16 addr, mode_t *mode)
792 *mode = S_IRUSR | S_IWUSR;
796 /* v1 offset per ee */
798 pmic_arb_offset_v1(struct spmi_pmic_arb *pa, u8 sid, u16 addr, u32 *offset)
800 *offset = 0x800 + 0x80 * pa->channel;
804 static u16 pmic_arb_find_apid(struct spmi_pmic_arb *pa, u16 ppid)
811 * PMIC_ARB_REG_CHNL is a table in HW mapping channel to ppid.
812 * ppid_to_apid is an in-memory invert of that table.
814 for (apid = pa->last_apid; apid < pa->max_periph; apid++) {
815 regval = readl_relaxed(pa->cnfg +
816 SPMI_OWNERSHIP_TABLE_REG(apid));
817 pa->apid_data[apid].owner = SPMI_OWNERSHIP_PERIPH2OWNER(regval);
819 offset = PMIC_ARB_REG_CHNL(apid);
820 if (offset >= pa->core_size)
823 regval = readl_relaxed(pa->core + offset);
827 id = (regval >> 8) & PMIC_ARB_PPID_MASK;
828 pa->ppid_to_apid[id] = apid | PMIC_ARB_CHAN_VALID;
829 pa->apid_data[apid].ppid = id;
831 apid |= PMIC_ARB_CHAN_VALID;
835 pa->last_apid = apid & ~PMIC_ARB_CHAN_VALID;
842 pmic_arb_ppid_to_apid_v2(struct spmi_pmic_arb *pa, u8 sid, u16 addr, u16 *apid)
844 u16 ppid = (sid << 8) | (addr >> 8);
847 apid_valid = pa->ppid_to_apid[ppid];
848 if (!(apid_valid & PMIC_ARB_CHAN_VALID))
849 apid_valid = pmic_arb_find_apid(pa, ppid);
850 if (!(apid_valid & PMIC_ARB_CHAN_VALID))
853 *apid = (apid_valid & ~PMIC_ARB_CHAN_VALID);
858 pmic_arb_mode_v2(struct spmi_pmic_arb *pa, u8 sid, u16 addr, mode_t *mode)
863 rc = pmic_arb_ppid_to_apid_v2(pa, sid, addr, &apid);
870 if (pa->ee == pa->apid_data[apid].owner)
875 /* v2 offset per ppid and per ee */
877 pmic_arb_offset_v2(struct spmi_pmic_arb *pa, u8 sid, u16 addr, u32 *offset)
882 rc = pmic_arb_ppid_to_apid_v2(pa, sid, addr, &apid);
886 *offset = 0x1000 * pa->ee + 0x8000 * apid;
890 static u32 pmic_arb_fmt_cmd_v1(u8 opc, u8 sid, u16 addr, u8 bc)
892 return (opc << 27) | ((sid & 0xf) << 20) | (addr << 4) | (bc & 0x7);
895 static u32 pmic_arb_fmt_cmd_v2(u8 opc, u8 sid, u16 addr, u8 bc)
897 return (opc << 27) | ((addr & 0xff) << 4) | (bc & 0x7);
900 static u32 pmic_arb_owner_acc_status_v1(u8 m, u16 n)
902 return 0x20 * m + 0x4 * n;
905 static u32 pmic_arb_owner_acc_status_v2(u8 m, u16 n)
907 return 0x100000 + 0x1000 * m + 0x4 * n;
910 static u32 pmic_arb_owner_acc_status_v3(u8 m, u16 n)
912 return 0x200000 + 0x1000 * m + 0x4 * n;
915 static u32 pmic_arb_acc_enable_v1(u16 n)
917 return 0x200 + 0x4 * n;
920 static u32 pmic_arb_acc_enable_v2(u16 n)
925 static u32 pmic_arb_irq_status_v1(u16 n)
927 return 0x600 + 0x4 * n;
930 static u32 pmic_arb_irq_status_v2(u16 n)
932 return 0x4 + 0x1000 * n;
935 static u32 pmic_arb_irq_clear_v1(u16 n)
937 return 0xA00 + 0x4 * n;
940 static u32 pmic_arb_irq_clear_v2(u16 n)
942 return 0x8 + 0x1000 * n;
945 static const struct pmic_arb_ver_ops pmic_arb_v1 = {
947 .ppid_to_apid = pmic_arb_ppid_to_apid_v1,
948 .mode = pmic_arb_mode_v1_v3,
949 .non_data_cmd = pmic_arb_non_data_cmd_v1,
950 .offset = pmic_arb_offset_v1,
951 .fmt_cmd = pmic_arb_fmt_cmd_v1,
952 .owner_acc_status = pmic_arb_owner_acc_status_v1,
953 .acc_enable = pmic_arb_acc_enable_v1,
954 .irq_status = pmic_arb_irq_status_v1,
955 .irq_clear = pmic_arb_irq_clear_v1,
958 static const struct pmic_arb_ver_ops pmic_arb_v2 = {
960 .ppid_to_apid = pmic_arb_ppid_to_apid_v2,
961 .mode = pmic_arb_mode_v2,
962 .non_data_cmd = pmic_arb_non_data_cmd_v2,
963 .offset = pmic_arb_offset_v2,
964 .fmt_cmd = pmic_arb_fmt_cmd_v2,
965 .owner_acc_status = pmic_arb_owner_acc_status_v2,
966 .acc_enable = pmic_arb_acc_enable_v2,
967 .irq_status = pmic_arb_irq_status_v2,
968 .irq_clear = pmic_arb_irq_clear_v2,
971 static const struct pmic_arb_ver_ops pmic_arb_v3 = {
973 .ppid_to_apid = pmic_arb_ppid_to_apid_v2,
974 .mode = pmic_arb_mode_v1_v3,
975 .non_data_cmd = pmic_arb_non_data_cmd_v2,
976 .offset = pmic_arb_offset_v2,
977 .fmt_cmd = pmic_arb_fmt_cmd_v2,
978 .owner_acc_status = pmic_arb_owner_acc_status_v3,
979 .acc_enable = pmic_arb_acc_enable_v2,
980 .irq_status = pmic_arb_irq_status_v2,
981 .irq_clear = pmic_arb_irq_clear_v2,
984 static const struct irq_domain_ops pmic_arb_irq_domain_ops = {
985 .map = qpnpint_irq_domain_map,
986 .xlate = qpnpint_irq_domain_dt_translate,
989 static int spmi_pmic_arb_probe(struct platform_device *pdev)
991 struct spmi_pmic_arb *pa;
992 struct spmi_controller *ctrl;
993 struct resource *res;
995 u32 channel, ee, hw_ver;
998 ctrl = spmi_controller_alloc(&pdev->dev, sizeof(*pa));
1002 pa = spmi_controller_get_drvdata(ctrl);
1005 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "core");
1006 pa->core_size = resource_size(res);
1007 if (pa->core_size <= 0x800) {
1008 dev_err(&pdev->dev, "core_size is smaller than 0x800. Failing Probe\n");
1013 core = devm_ioremap_resource(&ctrl->dev, res);
1015 err = PTR_ERR(core);
1019 hw_ver = readl_relaxed(core + PMIC_ARB_VERSION);
1021 if (hw_ver < PMIC_ARB_VERSION_V2_MIN) {
1022 pa->ver_ops = &pmic_arb_v1;
1028 if (hw_ver < PMIC_ARB_VERSION_V3_MIN)
1029 pa->ver_ops = &pmic_arb_v2;
1031 pa->ver_ops = &pmic_arb_v3;
1033 /* the apid to ppid table starts at PMIC_ARB_REG_CHNL(0) */
1034 pa->max_periph = (pa->core_size - PMIC_ARB_REG_CHNL(0)) / 4;
1036 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
1038 pa->rd_base = devm_ioremap_resource(&ctrl->dev, res);
1039 if (IS_ERR(pa->rd_base)) {
1040 err = PTR_ERR(pa->rd_base);
1044 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
1046 pa->wr_base = devm_ioremap_resource(&ctrl->dev, res);
1047 if (IS_ERR(pa->wr_base)) {
1048 err = PTR_ERR(pa->wr_base);
1052 pa->ppid_to_apid = devm_kcalloc(&ctrl->dev,
1054 sizeof(*pa->ppid_to_apid),
1056 if (!pa->ppid_to_apid) {
1062 dev_info(&ctrl->dev, "PMIC arbiter version %s (0x%x)\n",
1063 pa->ver_ops->ver_str, hw_ver);
1065 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "intr");
1066 pa->intr = devm_ioremap_resource(&ctrl->dev, res);
1067 if (IS_ERR(pa->intr)) {
1068 err = PTR_ERR(pa->intr);
1072 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "cnfg");
1073 pa->cnfg = devm_ioremap_resource(&ctrl->dev, res);
1074 if (IS_ERR(pa->cnfg)) {
1075 err = PTR_ERR(pa->cnfg);
1079 pa->irq = platform_get_irq_byname(pdev, "periph_irq");
1085 err = of_property_read_u32(pdev->dev.of_node, "qcom,channel", &channel);
1087 dev_err(&pdev->dev, "channel unspecified.\n");
1092 dev_err(&pdev->dev, "invalid channel (%u) specified.\n",
1098 pa->channel = channel;
1100 err = of_property_read_u32(pdev->dev.of_node, "qcom,ee", &ee);
1102 dev_err(&pdev->dev, "EE unspecified.\n");
1107 dev_err(&pdev->dev, "invalid EE (%u) specified\n", ee);
1114 pa->mapping_table = devm_kcalloc(&ctrl->dev, PMIC_ARB_MAX_PERIPHS - 1,
1115 sizeof(*pa->mapping_table), GFP_KERNEL);
1116 if (!pa->mapping_table) {
1121 /* Initialize max_apid/min_apid to the opposite bounds, during
1122 * the irq domain translation, we are sure to update these */
1124 pa->min_apid = PMIC_ARB_MAX_PERIPHS - 1;
1126 platform_set_drvdata(pdev, ctrl);
1127 raw_spin_lock_init(&pa->lock);
1129 ctrl->cmd = pmic_arb_cmd;
1130 ctrl->read_cmd = pmic_arb_read_cmd;
1131 ctrl->write_cmd = pmic_arb_write_cmd;
1133 dev_dbg(&pdev->dev, "adding irq domain\n");
1134 pa->domain = irq_domain_add_tree(pdev->dev.of_node,
1135 &pmic_arb_irq_domain_ops, pa);
1137 dev_err(&pdev->dev, "unable to create irq_domain\n");
1142 irq_set_chained_handler_and_data(pa->irq, pmic_arb_chained_irq, pa);
1143 enable_irq_wake(pa->irq);
1145 err = spmi_controller_add(ctrl);
1147 goto err_domain_remove;
1152 irq_set_chained_handler_and_data(pa->irq, NULL, NULL);
1153 irq_domain_remove(pa->domain);
1155 spmi_controller_put(ctrl);
1159 static int spmi_pmic_arb_remove(struct platform_device *pdev)
1161 struct spmi_controller *ctrl = platform_get_drvdata(pdev);
1162 struct spmi_pmic_arb *pa = spmi_controller_get_drvdata(ctrl);
1163 spmi_controller_remove(ctrl);
1164 irq_set_chained_handler_and_data(pa->irq, NULL, NULL);
1165 irq_domain_remove(pa->domain);
1166 spmi_controller_put(ctrl);
1170 static const struct of_device_id spmi_pmic_arb_match_table[] = {
1171 { .compatible = "qcom,spmi-pmic-arb", },
1174 MODULE_DEVICE_TABLE(of, spmi_pmic_arb_match_table);
1176 static struct platform_driver spmi_pmic_arb_driver = {
1177 .probe = spmi_pmic_arb_probe,
1178 .remove = spmi_pmic_arb_remove,
1180 .name = "spmi_pmic_arb",
1181 .of_match_table = spmi_pmic_arb_match_table,
1184 module_platform_driver(spmi_pmic_arb_driver);
1186 MODULE_LICENSE("GPL v2");
1187 MODULE_ALIAS("platform:spmi_pmic_arb");