]> asedeno.scripts.mit.edu Git - linux.git/commit
projects / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f9f2fc0) | patch
ARM: dts: r8a7743: initial SoC device tree
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Mon, 31 Oct 2016 19:54:01 +0000 (22:54 +0300)
committerSimon Horman <horms+renesas@verge.net.au>
Wed, 23 Nov 2016 19:52:25 +0000 (20:52 +0100)
commit34e8d993a68ae459ad98c27afc07647e439deacc
tree4e79b22bbb144a260f70fde552220fa9f816a810tree | snapshot
parentf9f2fc0b8d659158cafa95df4ca1d38b1c081d94commit | diff
ARM: dts: r8a7743: initial SoC device tree

The  initial R8A7743 SoC device tree including CPU0, GIC, timer, SYSC, RST,
CPG, and the required clock descriptions.

Based on the original (and large) patch by Dmitry Shifrin
<dmitry.shifrin@cogentembedded.com>.

Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7743.dtsi [new file with mode: 0644] blob
local clone of linux.git