]> asedeno.scripts.mit.edu Git - linux.git/commit
iommu/arm-smmu: Fix the values of ARM64_TCR_{I,O}RGN0_SHIFT
authorZhen Lei <thunder.leizhen@huawei.com>
Fri, 26 Jun 2015 08:32:59 +0000 (09:32 +0100)
committerWill Deacon <will.deacon@arm.com>
Wed, 8 Jul 2015 16:24:39 +0000 (17:24 +0100)
commit5d58c6207c300340151931ad9c2cdea2d1685dc4
tree7689601af671e3aa4a4bab385028e736b054d51d
parentd2e88e7c081efb2c5a9e1adb2a065d373167af4b
iommu/arm-smmu: Fix the values of ARM64_TCR_{I,O}RGN0_SHIFT

The arm64 CPU architecture defines TCR[8:11] as holding the inner and
outer memory attributes for TTBR0.

This patch fixes the ARM SMMUv3 driver to pack these bits into the
context descriptor, rather than picking up the TTBR1 attributes as it
currently does.

Signed-off-by: Zhen Lei <thunder.leizhen@huawei.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
drivers/iommu/arm-smmu-v3.c