]> asedeno.scripts.mit.edu Git - linux.git/commitdiff
arm64: tegra: Make XUSB node consistent with the rest
authorThierry Reding <treding@nvidia.com>
Wed, 18 Dec 2019 09:25:01 +0000 (10:25 +0100)
committerThierry Reding <treding@nvidia.com>
Thu, 9 Jan 2020 18:15:50 +0000 (19:15 +0100)
The ordering of properties in the XUSB node is inconsistent with the
ordering of the properties in other nodes. Resort them to make the node
more consistent. Also get rid of some unnecessary whitespace.

Signed-off-by: Thierry Reding <treding@nvidia.com>
arch/arm64/boot/dts/nvidia/tegra186.dtsi

index 19aba5f88e8f0779ac7ec73f4dc24309b9171662..c905527c26ef685aea48d2abf8125252c8eee853 100644 (file)
@@ -546,12 +546,9 @@ usb@3530000 {
                reg = <0x0 0x03530000 0x0 0x8000>,
                      <0x0 0x03538000 0x0 0x1000>;
                reg-names = "hcd", "fpci";
-
-               iommus = <&smmu TEGRA186_SID_XUSB_HOST>;
                interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
                             <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>,
                             <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
-
                clocks = <&bpmp TEGRA186_CLK_XUSB_HOST>,
                         <&bpmp TEGRA186_CLK_XUSB_FALCON>,
                         <&bpmp TEGRA186_CLK_XUSB_SS>,
@@ -564,16 +561,15 @@ usb@3530000 {
                clock-names = "xusb_host", "xusb_falcon_src", "xusb_ss",
                              "xusb_ss_src", "xusb_hs_src", "xusb_fs_src",
                              "pll_u_480m", "clk_m", "pll_e";
-
                power-domains = <&bpmp TEGRA186_POWER_DOMAIN_XUSBC>,
                                <&bpmp TEGRA186_POWER_DOMAIN_XUSBA>;
                power-domain-names = "xusb_host", "xusb_ss";
-               nvidia,xusb-padctl = <&padctl>;
-
-               status = "disabled";
-
+               iommus = <&smmu TEGRA186_SID_XUSB_HOST>;
                #address-cells = <1>;
                #size-cells = <0>;
+               status = "disabled";
+
+               nvidia,xusb-padctl = <&padctl>;
        };
 
        fuse@3820000 {