]> asedeno.scripts.mit.edu Git - linux.git/commitdiff
ARM: dts: r8a7745: add IRQC support
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Fri, 4 Nov 2016 21:59:37 +0000 (00:59 +0300)
committerSimon Horman <horms+renesas@verge.net.au>
Wed, 23 Nov 2016 19:52:31 +0000 (20:52 +0100)
Describe the IRQC interrupt controller in the R8A7745 device tree.

Based on the original (and large) patch by Dmitry Shifrin
<dmitry.shifrin@cogentembedded.com>.

Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7745.dtsi

index 6fe48157f906434b3a9f579fe7fa4520a0fa833e..0b2e2f37150fdc6802311311da05cd482e8aae13 100644 (file)
@@ -62,6 +62,25 @@ gic: interrupt-controller@f1001000 {
                                                 IRQ_TYPE_LEVEL_HIGH)>;
                };
 
+               irqc: interrupt-controller@e61c0000 {
+                       compatible = "renesas,irqc-r8a7745", "renesas,irqc";
+                       #interrupt-cells = <2>;
+                       interrupt-controller;
+                       reg = <0 0xe61c0000 0 0x200>;
+                       interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+                       clocks = <&cpg CPG_MOD 407>;
+                       power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
+               };
+
                timer {
                        compatible = "arm,armv7-timer";
                        interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) |